Methods and apparatus to balance reference settling in switched-capacitor pipelined digital to analog converter
View Patent ↗The linearity of switched-capacitor, pipeline digital to analog converters is improved by balancing the settling behavior of its pre-charge switches. In more detail, a switched capacitor DAC includes a number of substantially identical cells, one cell for each bit of an input digital word. A number of switch driver circuits are used to apply respective switch control signals to turn respective switches on and off. Advantageously, the switch control signals differ by an amount determined to equalize the gate-to-source voltage difference between different switches.
1. A switched-capacitor digital-to-analog converter comprising:
a plurality of cells, each cell comprising first and second switches switching respective voltages from a source to a charged capacitor, and
respective switch driver circuits each in electrical communication with a respective one of the first and second switches, each switch driver circuit applying a switch control signal to the switch, the switch control signals that turn the switches on differing to equalize the on-state gate-to-source voltage differences of the first and second switches, each switch driver circuits comprising:
a first element receiving an external input, the first element providing an output responsive to the received input; and
a second element in electrical communication with the first element, the second element receiving the output and conditioning the output according to the difference between the respective voltages from the source.
2. The converter of claim 1 , wherein the first element is a logic gate receiving one bit of a digital input word and a switching control signal.
3. The converter of claim 2 , wherein the logic gate is a NAND gate.
4. The converter of claim 2 , wherein the switching control signal is a clock signal.
5. The converter of claim 2 , wherein the second element is a logic gate powered by a logic source level depending on the difference between the respective voltages from the source.
6. The converter of claim 5 , wherein the logic source is an inverter.
7. The converter of claim 5 , wherein the logic source comprises two emitter follower circuits and a resistor network, each coupled between electrical power and ground.
8. The converter of claim 7 , wherein the emitter followers each comprises a bipolar junction transistor.
9. A switched-capacitor digital-to-analog converter comprising:
a plurality of cells, each cell comprising first and second switches switching respective voltages from a source to a charged capacitor,
respective switch driver circuits each in electrical communication with a respective one of the first and second switches, each switch driver circuit applying a switch control signal to the switch, the switch control signals that turn the switches on differing to equalize the on-state gate-to-source voltage differences of the first and second switches; and
respective switches coupled between adjacent cells of the plurality of cells, the switches controllably connecting the cells ultimately producing an analog output corresponding to a digital input word.
10. A method for data conversion using a switched-capacitor digital-to-analog converter comprising the steps of:
providing a plurality of cells, each cell comprising first and second switches switching respective different voltages from a source to a charged capacitor;
providing respective switch driver circuits each in electrical communication with a respective one of the first and second switches;
applying respective switch control signals to each of the first and second switches, the switch control signals that turn the switches on differing to equalize the on-state gate-to-source voltage differences of the first and second switches;
receiving an external input, at a first element, the first element providing an output responsive to the received input; and
receiving the output at a second element in electrical communication with the first element, and conditioning the output according to the difference between the respective voltages from the source.
11. The method of claim 10 , wherein the first element is a logic gate receiving one bit of a digital input word and a switching control signal.
12. The method of claim 11 , wherein the logic gate is a NAND gate.
13. The method of claim 11 , wherein the switching control signal is a clock signal.
14. The method of claim 11 , wherein the second element is a logic gate powered by a logic source level depending on the difference between the respective voltages from the source.
15. The method of claim 14 , wherein the logic gate is an inverter.
16. A method for data conversion using a switched-capacitor digital-to-analog converter comprising the steps of:
providing a plurality of cells, each cell comprising first and second switches switching respective different voltages from a source to a charged capacitor;
providing respective switch driver circuits each in electrical communication with respective one of the first and second switches,
applying respective switch control signals to each of the first and second switches, the switch control signals that turn the switches on differing to equalize the on-state gate-to-source voltage differences of the first and second switches; and
providing respective switches coupled between adjacent cells of the plurality of cells, the switches controllably connecting the cells ultimately producing an analog output corresponding to a digital input word.
17. A switched-capacitor digital-to-analog converter comprising:
a plurality of cells, each cell comprising first and second switches switching respective voltages from a source to a charged capacitor; and
respective switch driver circuits, each in electrical communication with a respective one of the first and second switches, each switch driver circuit applying a switch control signal to the switch, the switch control signals that turn the switches on differing to equalize the on-state gate-to-source voltage differences of the first and second switches, each switch driver circuit including:
a first logic gate receiving as external input one bit of a digital input word and a switching control signal, the first logic gate providing an output responsive to the received input; and
a second logic gate in electrical communication with the first logic gate, the second logic gate receiving the output and conditioning the output according to the difference between the respective voltages from the source, the second logic gate being powered by a logic source level depending on the difference between the respective voltages from the source.
18. A method for data conversion using a switched-capacitor digital-to-analog converter comprising the steps of:
providing a plurality of cells, each cell comprising first and second switches switching respective different voltages from a source to a charged capacitor;
providing respective switch driver circuits each in electrical communication with a respective one of the first and second switches;
applying respective switch control signals to each of the first and second switches, the switch control signals that turn the switches on differing to equalize the on-state gate-to-source voltage differences of the first and second switches;
receiving at a first logic gate an external input of one bit of a digital input word and a switching control signal, the first logic gate providing an output responsive to the received input;
receiving the output at a second logic gate in electrical communication with the first logic gate; and
conditioning the output according to the difference between the respective voltages from the source.