IP Library Granted Patent US 7,142,070
Granted Patent B2
US 7,142,070 · App. 10/947,847 · Granted Nov 28, 2006

Two-point modulator arrangement

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,142,070
App. No.
10/947,847
Granted
Nov 28, 2006
Kind
B2
Abstract

A two-point modulator arrangement is specified, said arrangement being developed with respect to conventional two-point modulators to the effect that the high-pass coupling-in point of the modulator that comprises a phase locked loop is formed by an expanded loop filter. In accordance with the present principle, the expanded loop filter comprises a coupling-in element, at which the modulation signal is combined with the output signal of a phase comparator. A voltage-controlled oscillator having only one tuning input can thus advantageously be used.

Claims (32)

1. A two-point modulator arrangement, comprising:

a modulation input for supplying modulation data;

an output for discharging a modulated signal; and

a phase locked loop comprising:

a phase comparator which comprises a first input, a second input, and an output;

a controllable oscillator, which comprises a control input and an output;

a loop filter, comprising:

an input that is coupled to the output of the phase comparator;

an output that is connected to the input of the oscillator; and

a further input that is formed at a coupling-in element which is connected to the loop filter and is coupled to the modulation input of the modulator arrangement, the coupling-in element being connected to the loop filter solely between a circuit node of the loop filter and a reference potential terminal and being in the form of a high-pass coupling-in point of the two-point modulator, wherein the coupling-in element comprising a parallel circuit including a capacitor and a first series circuit having a second capacitor and a resistor, and the coupling-in element is coupled to the loop filter between the circuit node and the reference potential terminal;

a capacitance that is connected to the circuit node of the loop filter, a second series circuit connected in parallel with the capacitance to the circuit node, the second series circuit comprising a resistor and a capacitance;

an RC low-pass filter element connected to the circuit node; and

a frequency divider arranged in a feedback path of the phase locked loop, said frequency divider having an input that is connected to the output of the oscillator, an output that is connected to the first input of the phase comparator, and a control input for setting the divider ratio that is coupled to the modulation input of the modulator arrangement.

2. The modulator arrangement of claim 1 , wherein the coupling-in element that is coupled to the loop filter is of passive construction.

3. The modulator arrangement of claim 2 , further comprising a delta-sigma modulator, which couples the modulation input to the frequency divider of the phase locked loop; and a digital-to-analog converter, which couples the modulation input to the coupling-in element at the loop filter of the phase locked loop; wherein the delta-sigma modulator and the digital-to-analog converter are provided for conditioning the modulation data.

4. The modulator arrangement of claim 2 , wherein the frequency divider of the phase locked loop is a low-pass coupling-in point of the phase locked loop.

5. The modulator arrangement of claim 2 , wherein the frequency divider of the phase locked loop is designed with an input from the modulator arrangement to supply a signal for channel preselection.

6. The modulator arrangement of claim 5 , further comprising a delta-sigma modulator, which couples the modulation input to the frequency divider of the phase locked loop; and a digital-to-analog converter, which couples the modulation input to the coupling-in element at the loop filter of the phase locked loop; wherein the delta-sigma modulator and the digital-to-analog converter are provided for conditioning the modulation data;

wherein the frequency divider of the phase locked loop is a low-pass coupling-in point of the phase locked loop.

7. The modulator arrangement of claim 1 , further comprising a delta-sigma modulator, which couples the modulation input to the frequency divider of the phase locked loop; and a digital-to-analog converter, which couples the modulation input to the coupling-in element at the loop filter of the phase locked loop; wherein the delta-sigma modulator and the digital-to-analog converter are provided for conditioning the modulation data;

wherein the frequency divider of the phase locked loop is a low-pass coupling-in point of the phase locked loop; and

wherein the frequency divider of the phase locked loop is designed with an input from the modulator arrangement to supply a signal for channel preselection.

8. The modulator arrangement of claim 1 , further comprising a delta-sigma modulator, which couples the modulation input to the frequency divider of the phase locked loop.

9. The modulator arrangement of claim 1 , wherein the frequency divider of the phase locked loop is a low-pass coupling-in point of the phase locked loop.

10. The modulator arrangement of claim 1 , wherein the frequency divider of the phase locked loop is designed with an input from the modulator arrangement to supply a signal for channel preselection.

11. The modulator arrangement of claim 1 , further comprising a delta-sigma modulator, which couples the modulation input to the frequency divider of the phase locked loop; and a digital-to-analog converter, which couples the modulation input to the coupling-in element at the loop filter of the phase locked loop; wherein the delta-sigma modulator and the digital-to-analog converter are provided for conditioning the modulation data;

wherein the frequency divider of the phase locked loop is designed with an input from the modulator arrangement to supply a signal for channel preselection.

12. The modulator arrangement of claim 1 , further comprising a delta-sigma modulator, which couples the modulation input to the frequency divider of the phase locked loop; and a digital-to-analog converter, which couples the modulation input to the coupling-in element at the loop filter of the phase locked loop; wherein the delta-sigma modulator and the digital-to-analog converter are provided for conditioning the modulation data.

13. The modulator arrangement of claim 1 , wherein the frequency divider of the phase locked loop is a low-pass coupling-in point of the phase locked loop.

14. The modulator arrangement of claim 1 , further comprising a delta-sigma modulator, which couples the modulation input to the frequency divider of the phase locked loop; and a digital-to-analog converter, which couples the modulation input to the coupling-in element at the loop filter of the phase locked loop; wherein the delta-sigma modulator and the digital-to-analog converter are provided for conditioning the modulation data.

15. The modulator arrangement of claim 14 , wherein the frequency divider of the phase locked loop is a low-pass coupling-in point of the phase locked loop; and wherein the frequency divider of the phase locked loop is designed with an input from the modulator arrangement to supply a signal for channel preselection.

16. The modulator arrangement of claim 1 , wherein the frequency divider of the phase locked loop is designed with an input from the modulator arrangement to supply a signal for channel preselection.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 29, 2022
From: INTEL DEUTSCHLAND GMBH
To: INTEL CORPORATION
Reel/Frame 061356/0001 →
CHANGE OF NAME Recorded Nov 6, 2015
From: INTEL MOBILE COMMUNICATIONS GMBH
To: INTEL DEUTSCHLAND GMBH
Reel/Frame 037057/0061 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 19, 2012
From: INTEL MOBILE COMMUNICATIONS TECHNOLOGY GMBH
To: INTEL MOBILE COMMUNICATIONS GMBH
Reel/Frame 027556/0709 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 18, 2012
From: INFINEON TECHNOLOGIES AG
To: INTEL MOBILE COMMUNICATIONS TECHNOLOGY GMBH
Reel/Frame 027548/0623 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 11, 2005
From: HERZINGER, STEFAN; MARZINGER, GUNTER; NEURAUTER, BURKHARD; WEIGEL, ROBERT
To: INFINEON TECHNOLOGIES AG
Reel/Frame 016150/0632 →