Systems and methods for controlling clock signals during scan testing integrated circuits
View Patent ↗The present invention is directed to systems and method of controlling clock signals during scan testing integrated circuits. The methods and systems provide efficient at-speed scan testing while minimizing the external pins on an integrated circuit dedicated to scan testing clock sources. A clock control circuit is disclosed that includes a scan test control module for permitting a clock signal to be transmitted and a scan test clock decision module for determining whether a clock signal should be permitted to be transmitted. An integrated circuit is disclosed that includes a set of clock control circuits. Embodiments of a scan test control module are provided that can process decoder inputs, ATPG inputs or both. A method is provided that can be used, for example, by an ATPG tool to efficiently provided at-speed scan testing while minimizing external pins dedicated to scan testing clock sources.
1. A clock control circuit, comprising:
a scan test clock control module that permits a clock signal to be transmitted;
a scan test clock decision module coupled to said scan test clock control module that determines whether a clock signal is permitted to be transmitted;
an OR gate, wherein the output of the OR is coupled to the scan test clock control module; and
a flip-flop, wherein the Q output of the flip-flop is coupled to an input of said OR gate and the D output of said flip-flop is coupled to the output of said scan test clock control module.
2. The clock control circuit of claim 1 , wherein said scan test clock control module comprises an AND gate.
3. A clock control circuit, comprising:
a scan test clock control module that permits a clock signal to be transmitted;
a scan test clock decision module coupled to said scan test clock control module that determines whether a clock signal is permitted to be transmitted;
an OR gate, wherein the output of the OR is coupled to the scan test clock control module;
a multiplexer, wherein the output of said multiplexer is coupled to an input of said OR gate;
a flip-flop, wherein the Q output of the flip-flop is coupled to an input of said multiplexer and the D output of said flip-flop is coupled to the output of said scan test clock control module.
4. The clock control circuit of claim 3 , wherein said multiplexer is coupled to a decoder that determines whether a clock signal should be permitted to be transmitted in capture mode.
5. In scan testing of an integrated circuit with a plurality of scan paths, a method for conducting scan testing of the integrated circuit, comprising:
(a) identifying independent clock domains and quasi-independent clock domains, wherein shared elements within clock paths contained in a quasi-independent clock domain are masked;
(b) generating clock control test patterns based on the independent clock domains for controlling clock signals transmitted through the integrated circuits;
(c) generating scan test patterns; and
(d) analyzing scan test output patterns.
6. The method of claim 5 , further comprising:
transmitting scan test patterns and clock control patterns to the integrated circuit.
7. The method of claim 5 , wherein the clock control test patterns are based on the independent clock domains for controlling clock signals transmitted through the integrated circuits.
8. The method of claim 5 , wherein the clock control test patterns are based on quasi-independent clock domains for controlling clock signals transmitted through the integrated circuits.
9. The method of claim 5 , wherein the scan test output patterns are generated by the integrated circuit under test, based on the scan test patterns and clock control patterns.
10. A computer program product comprising a computer readable medium having computer program logic recorded thereon for enabling a processor to conduct scan testing of an integrated circuit comprising:
a first function that enables the processor to identify independent clock domains;
a second function that enables the processor to generate clock control test patterns based on the independent clock domains for controlling clock signals transmitted through the integrated circuit;
a third function that enables the processor to generate scan test patterns;
a fourth function that enables the processor to analyze scan test output patterns,
a fifth function that enables the processor to identify quasi-independent clock domains; and
a sixth function that enables the processor to mask shared elements within clock paths contained in a quasi-independent clock domain.
11. The computer program product of claim 10 , further comprising a seventh function that enables the processor to transmit scan test patterns and clock control patterns to the integrated circuit.
12. The computer program code of claim 11 , wherein the clock control test patterns are based on the independent clock domains for controlling clock signals transmitted through the integrated circuits.
13. The computer program code of claim 11 , wherein the clock control test patterns are based on quasi-independent clock domains for controlling clock signals transmitted through the integrated circuits.
14. The computer program code of claim 11 , wherein the scan test output patterns are generated by the integrated circuit under test, based on the scan test patterns and clock control patterns.