IP Library Granted Patent US 7,030,433
Granted Patent B2
US 7,030,433 · App. 10/962,261 · Granted Apr 18, 2006

Solid-state imaging device and method of manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,030,433
App. No.
10/962,261
Granted
Apr 18, 2006
Kind
B2
Abstract

A solid-state imaging device includes: a plurality of N-type photodiode regions formed inside a P-type well; a gate electrode having one edge being positioned adjacent to each of the photodiode regions; a N-type drain region positioned adjacent to the other edge of the gate electrode; an element-isolating portion having a STI structure, and a gate oxide film having a thickness of not more than 10 nm. One edge of the gate electrode overlaps the photodiode region. First, second and third regions are formed on a surface portion extending from the photodiode region to the drain region, in conditions such that the first region is disposed with a predetermined distance from one edge of the gate electrode and has a P-type first concentration C 1 , the second region is disposed with one edge positioned adjacent to the first region and the other edge overlapping the gate electrode and has a P-type second concentration C 2 , and the third region is disposed with one edge positioned adjacent to the second region and the other edge positioned adjacent to the drain region and has a P-type third concentration C 3 , wherein C 1 >C 2 >C 3 or C 1 ≈C 2 >C 3 . The readout characteristic at a low voltage is satisfactory, and image defects such as white flaws and dark current are suppressed sufficiently.

Claims (11)

1. A solid-state imaging device comprising:

a plurality of N-type photodiode regions that are formed inside a P-type well of a Si substrate in order to photoelectrically convert incident light;

a gate electrode having one edge positioned adjacent to each of the photodiode regions;

a N-type drain region positioned adjacent to the other edge of the gate electrode;

an element-isolating portion having a shallow trench isolation structure for isolating respectively a plurality of elements composed of groups of the respective photodiode regions and MOS transistors; and

a gate oxide film having a thickness of not more than 10 nm,

wherein the gate electrode has one edge portion overlapping the photodiode region; and

a first region, a second region and a third region are formed on a surface portion extending from the upper portion of the photodiode region to the drain region in conditions such that the first region is disposed at a predetermined distance from one edge of the gate electrode and has a P-type first concentration C 1 , the second region is disposed with one edge positioned adjacent to the first region and the other edge overlapping the gate electrode in a certain region and has a P-type second concentration C 2 , and the third region is disposed with one edge positioned adjacent to the second region and the other edge positioned adjacent to the drain region and has a P-type third concentration C 3 ,

with the respective concentrations being in a relationship of C 1 >C 2 >C 3 or C 1 ≈C 2 >C 3 .

2. The solid-state imaging device according to claim 1 , wherein a bottom of a P-type diffusion layer of the second region is positioned deeper than bottoms of a P-type diffusion layer of the first region and a P-type diffusion layer of the third region.

3. The solid-state imaging device according to claim 1 , wherein bottoms of P-type diffusion layers of the second region and the third region are positioned deeper than a bottom of a P-type diffusion layer of the first region.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 26, 2014
From: PANASONIC CORPORATION
To: COLLABO INNOVATIONS, INC.
Reel/Frame 033021/0806 →
LIEN Recorded Jan 13, 2014
From: COLLABO INNOVATIONS, INC.
To: PANASONIC CORPORATION
Reel/Frame 031997/0445 →
CHANGE OF NAME Recorded Jan 8, 2014
From: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
To: PANASONIC CORPORATION
Reel/Frame 031947/0358 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 8, 2004
From: MIMURO, KEN; UCHIDA, MIKIYA; OCHI, MOTOTAKA
To: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
Reel/Frame 015884/0774 →