IP Library Granted Patent US 7,240,127
Granted Patent B2
US 7,240,127 · App. 10/963,193 · Granted Jul 3, 2007

Protected Ethernet backplane communication

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,240,127
App. No.
10/963,193
Granted
Jul 3, 2007
Kind
B2
Abstract

A multiprocessor system is provided that has a plurality of processor modules coupled together via a backplane. The system comprises a first processor module having a first processor and a first switch, the first switch being operable to route data packets. The system also comprises a second processor module having a second processor and a first communication device that is operable to communicate with the first switch via a first communication path on the backplane. In addition, the system comprises a third processor module having a third processor and a second communication device that is operable to communicate with the first switch via a second communication path on the backplane. The first switch is operable to route data packets from one of the first, second, or third processors to another of the first, second, or third processors.

Claims (18)

1. A multiprocessor system having a plurality of processor modules coupled together via a backplane, comprising:

a first processor module having a first processor and a switch;

a second processor module having a second processor and a first communication device that is operable to communicate with said switch via a first communication path on the backplane; and

a third processor module having a third processor and a second communication device that is operable to communicate with said switch via a second communication path on the backplane; and

wherein the switch is operable to route data packets from one of said first, second or third processors to another of said first, second or third processors.

2. A multiprocessor system having a plurality of processor modules coupled together via a backplane, comprising:

a first processor module having a first processor and a first switch, said first switch being operable to route data packets;

a second processor module having a second processor and a second switch, said second switch being operable to route data packets; and

a third processor module having a third processor and a first communication device that is operable to communicate with said first switch via a first communication path on the backplane and operable to communicate with said second switch via a second communication path on the backplane; and

wherein said first switch is operable to route data packets from one of said first, second, or third processors to another of said first, second, or third processors; and

wherein said second switch is operable to route data packets from one of said first, second, or third processors to another of said first, second, or third processors.

3. A system for facilitating communication between a plurality of processor modules in a multi-processor system, comprising:

a backplane that provides a plurality of communication paths for coupling the processor modules,

a first processor module having a first processor and a first switch, said first switch being operable to route data packets;

a second processor module having a second processor and a second switch, said second switch being operable to route data packets;

a third processor module having a third processor and a first communication device that is operable to communicate with said first switch via a first communication path on the backplane and operable to communicate with said second switch via a second communication path on the backplane; and

wherein said first switch is operable to route data packets from one of said first, second, or third processors to another of said first, second, or third processors; and

wherein said second switch is operable to route data packets from one of said first, second, or third processors to another of said first, second, or third processors.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 14, 2006
From: MARCONI INTELLECTUAL PROPERTY (RINGFENCE) INC.
To: ERICSSON AB
Reel/Frame 018047/0028 →