IP Library Granted Patent US 7,564,511
Granted Patent B2
US 7,564,511 · App. 10/968,961 · Granted Jul 21, 2009

Method of fabricating a circuit array substrate

Assignee: Toshiba Matsushita Display Technology Co., Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,564,511
App. No.
10/968,961
Granted
Jul 21, 2009
Kind
B2
Abstract

A circuit array substrate includes an optically transparent substrate, pixels having switching elements formed on the transparent substrate, gate electrode lines connected to the switching elements, the gate electrode lines being provided on a first insulation film with separating portions in the pixels, signal lines connected to the switching elements, the signal lines being provided on a second insulation film which is different from the first insulation film, and electrically conductive portions provided on the second film to electrically connect the electrode lines with the separating portions to each other. The separating portions reduce electrostatic capacitances defined between the gate electrode lines and the switching elements when the conductive portions are not connected between the separating portions.

Claims (8)

1. A method of fabricating a circuit array substrate, comprising:

forming semiconductor islands on an optically transparent substrate;

forming a first insulation film to cover said semiconductor islands;

forming gate electrode lines on said first insulation film with separating portions;

separating said substrate including said gate electrode lines from a stage including a grounded movable pin wherein said separating portions reduce electrostatic capacitances generated between said gate electrode lines and said semiconductor islands, when separating said substrate from the stage, to prevent said first insulation film from being caused electrostatic destruction;

forming a second insulation film to cover said gate electrode lines;

forming signal lines on said second insulation film different from said first insulation film; and

forming electrically conductive portions on said second insulation film to electrically connect said gate electrode lines with said separating portions to each other.

Assignments (3)
CHANGE OF NAME Recorded Jun 8, 2012
From: TOSHIBA MATSUSHITA DISPLAY TECHNOLOGY CO., LTD.
To: TOSHIBA MOBILE DISPLAY CO., LTD.
Reel/Frame 028339/0273 →
CHANGE OF NAME Recorded Jun 8, 2012
From: TOSHIBA MOBILE DISPLAY CO., LTD.
To: JAPAN DISPLAY CENTRAL INC.
Reel/Frame 028339/0316 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 11, 2005
From: TABATAKE, HIROSHI; KAWAMURA, TETSUYA; KAWAMURA, SHINICHI; INADA, KATSUHIKO; TAKEDA, ATSUSHI; IMAI, NOBUO; TAKAMI, AKIHIRO
To: TOSHIBA MATSUSHITA DISPLAY, TECHNOLOGY CO., LTD.
Reel/Frame 016366/0281 →
Priority Claims (1)
JP P2003-367276 · Oct 28, 2003 · national
Continuity (1)
Related Publication 20050140570A1 · Jun 30, 2005