IP Library Granted Patent US 7,592,932
Granted Patent B2
US 7,592,932 · App. 10/971,526 · Granted Sep 22, 2009

Method and device for interpolating or decimating a signal

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,592,932
App. No.
10/971,526
Granted
Sep 22, 2009
Kind
B2
Abstract

A method and a device for interpolating or decimating a signal is provided, the signal being processed by a plurality of signal processing means connected in series, which at least comprise means for increasing or reducing a clock rate of the signal and filtering means. To achieve adaptation to different operating modes or transmission standards, individual portions of the signal processing means connected in series can be bridged by bypasses. In addition, filtering parameters of the filtering means can be varied and factors, by which a clock rate of the signal is increased or reduced, can be changed.

Claims (71)

1. A method for interpolating a signal, comprising:

a) processing the signal using a plurality of signal processing elements connected in series, said processing including increasing a clock rate of the signal and filtering the signal, and

b) selectively bypassing at least a portion of the plurality of signal processing elements as a function of a transmission mode of the signal,

wherein step a) further comprises increasing the clock rate using at least one a group consisting of carrying out a zero stuffing, repeating values and comb filtering.

2. The method according to claim 1 , wherein step b) further comprises selectively bypassing a filter of the plurality of signal processing elements.

3. The method according to claim 1 , wherein step b) further comprises selectively bypassing one or more of the plurality of signal processing elements that are operable to increase the clock rate of the signal.

4. The method according to claim 1 , wherein the signal is an ADSL signal.

5. The method according to claim 1 , wherein the transmission mode of the signal is an ADSL standard.

6. A method for interpolating a signal, comprising:

a) processing the signal using a plurality of signal processing elements connected in series, said processing including increasing a clock rate of the signal by a specific factor and filtering the signal, and

b) adjusting the specific factor as a function of a transmission mode of the signal,

wherein step a) further comprises increasing the clock rate using at least one a group consisting of carrying out a zero stuffing, repeating values and comb filtering.

7. The method according to claim 6 , wherein the signal is an ADSL signal.

8. The method according to claim 6 , wherein the transmission mode of the signal is an ADSL standard.

9. A method for interpolating a signal, comprising:

a) processing the signal using a plurality of signal processing elements connected in series, said processing including increasing a clock rate of the signal and filtering the signal using filtering parameters, and

b) adjusting the filtering parameters as a function of a transmission mode of the signal,

wherein step a) further comprises filtering the signal using a low-pass filter and wherein the filtering parameters include a threshold frequency of the low-pass filter.

10. The method according to claim 9 , wherein step a) further comprises filtering the signal using one ore more filters and wherein the filtering parameters comprise an order of the at least one of the one or more filters.

11. The method according to claim 9 , wherein the signal is an ADSL signal.

12. The method according to claim 9 , wherein the transmission mode of the signal is an ADSL standard.

13. A method for decimating a signal, comprising:

a) processing the signal using a plurality of signal processing elements connected in series, said processing including decreasing a clock rate of the signal and filtering the signal using filtering parameters, and

b) adjusting the filtering parameters as a function of a transmission mode of the signal,

wherein step a) further comprises:

processing the signal using a plurality of signal processing elements connected in series, said processing including decreasing a clock rate of the signal by a specific factor and filtering the signal, and

wherein step b) further comprises

b)adjusting the specific factor as a function of a transmission mode of the signal.

14. The method according to claim 13 , wherein the signal is an ADSL signal.

15. The method according to claim 13 , wherein the transmission mode of the signal is an ADSL standard.

16. An apparatus configured to interpolate a signal, comprising:

a plurality of signal processing elements connected in series operably coupled to receive the signal, the plurality of signal processing elements including one or more elements configured to increase a clock rate of the signal and a filter;

a switchable bypass branch operably coupled to switchably bypass a portion of the plurality of signal processing elements; and

a control element configured to cause the bypass branch to switchably bypass the portion of the plurality of signal processing elements as a function of a transmission mode of the signal;

wherein the one or more elements configured to increase a clock rate of the signal are configured to increase the clock rate using at least one a group of carrying out a zero stuffing, repeating values and comb filtering.

17. The apparatus according to claim 16 , wherein the portion of the plurality of signal processing elements includes the filter.

18. The apparatus according to claim 16 , wherein the portion of the plurality of signal processing elements includes the one or more elements configured to increase the clock rate of the signal.

19. An apparatus configured to interpolate a signal, comprising:

a plurality of signal processing elements connected in series operably coupled to receive the signal, the plurality of signal processing elements including one or more elements configured to increase a clock rate of the signal and a filter having adjustable filtering parameters; and

a control element configured to selectively adjust the adjustable filtering parameters as a function of a transmission mode of the signal,

wherein the filter comprises a low-pass filter and the adjustable filtering parameters include a threshold frequency of the low-pass filter.

20. The apparatus of claim 19 , wherein the adjustable filtering parameters include an order of the filter.

21. An apparatus configured to interpolate a signal, comprising:

a plurality of signal processing elements connected in series operably coupled to receive the signal, the plurality of signal processing elements including one or more elements configured to increase a clock rate of the signal by a specific factor and a filter; and

a control element configured to selectively adjust the specific factor as a function of a transmission mode of the signal;

wherein the one or more elements configured to increase a clock rate of the signal are configured to increase the clock rate using at least one of a group of carrying out a zero stuffing, repeating values and comb filtering.

22. The apparatus of claim 21 , wherein the plurality of signal processing elements includes a digital-to-analog converter.

23. The apparatus of claim 22 , wherein the digital-to-analog converter is configured to carry out noise shaping.

24. The apparatus of claim 22 , wherein the digital-to-analog converter is configured to operate using a fixed clock rate independent of the transmission mode.

25. An apparatus configured to decimate a signal, comprising:

a plurality of signal processing elements connected in series operably coupled to receive the signal, the plurality of signal processing elements including one or more elements configured to reduce a clock rate of the signal and a filter having adjustable filtering parameters, wherein the plurality of signal processing elements includes one or more elements configured to reduce a clock rate of the signal by a specific factor and a filter;

a control element configured to selectively adjust the specific factor and the adjustable filtering parameters as a function of a transmission mode of the signal;

wherein the plurality of signal processing elements includes an analog-to-digital converter.

26. The apparatus of claim 25 , wherein the analog-to digital converter comprises a sigma-delta modulator.

27. The apparatus of claim 25 , wherein the analog-to-digital converter is configured to operate using a fixed clock rate independent of the transmission mode.

28. A method for interpolating a signal, comprising:

a) processing the signal using a plurality of signal processing elements connected in series, said processing including increasing a clock rate of the signal and filtering the signal using filtering parameters, and

b) adjusting the filtering parameters as a function of a transmission mode of the signal,

wherein the signal processing elements comprise a low-pass filter downstream of a digital to analog converter, wherein the digital to analog converter is operated with a fixed clock rate independent of a transmission mode of a signal and a threshold frequency of the low-pass filter is adjusted depending on the transmission mode of the signal.

29. An apparatus configured to interpolate a signal, comprising:

a plurality of signal processing elements connected in series operably coupled to receive the signal, the plurality of signal processing elements including one or more elements configured to increase a clock rate of the signal and a filter having adjustable filtering parameters, and

a control element configured to selectively adjust the adjustable filtering parameters as a function of a transmission mode of the signal,

wherein the signal processing elements comprise a low-pass filter downstream of a digital to analog converter, wherein the digital to analog converter is operated with a fixed clock rate independent of a transmission mode of a signal and a threshold frequency of the low-pass filter is adjusted depending on the transmission mode of the signal;

30. A method for decimating a signal, comprising:

a) processing the signal using a plurality of signal processing elements connected in series, said processing including decreasing a clock rate of the signal and filtering the signal using filtering parameters, and

b) adjusting the filtering parameters as a function of a transmission mode of the signal,

wherein the signal processing elements comprise a low-pass filter up-stream of an analog to digital converter, wherein the analog to digital converter is operated with a fixed clock independent of the transmission mode of the signal and wherein a threshold frequency of the low-path filter is adjusted depending on the transmission mode of the signal.

31. An apparatus configured to decimate a signal, comprising:

a plurality of signal processing elements connected in series operably coupled to receive the signal, the plurality of signal processing elements including one or more elements configured to reduce a clock rate of the signal and a filter having adjustable filtering parameters, and

a control element configured to selectively adjust the adjustable filtering parameters as a function of a transmission mode of the signal,

wherein the signal processing elements comprise a low-pass filter up-stream of an analog to digital converter, wherein the analog to digital converter is operated with a fixed clock independent of the transmission mode of the signal and wherein a threshold frequency of the low-path filter is adjusted depending on the transmission mode of the signal.

Assignments (9)
SECURITY AGREEMENT Recorded Jul 9, 2021
From: MAXLINEAR, INC.; MAXLINEAR COMMUNICATIONS, LLC; EXAR CORPORATION
To: WELLS FARGO BANK, NATIONAL ASSOCIATION
Reel/Frame 056816/0089 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 27, 2020
From: INTEL CORPORATION
To: MAXLINEAR, INC.
Reel/Frame 053626/0636 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 20, 2020
From: LANTIQ BETEILIGUNGS-GMBH & CO. KG
To: INTEL CORPORATION
Reel/Frame 053259/0678 →
MERGER AND CHANGE OF NAME Recorded Jan 17, 2018
From: LANTIQ DEUTSCHLAND GMBH; LANTIQ BETEILIGUNGS-GMBH & CO. KG
To: LANTIQ BETEILIGUNGS-GMBH & CO. KG
Reel/Frame 045086/0015 →
RELEASE OF SECURITY INTEREST RECORDED AT REEL/FRAME 025413/0340 AND 025406/0677 Recorded Apr 17, 2015
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: LANTIQ BETEILIGUNGS-GMBH & CO. KG
Reel/Frame 035453/0712 →
GRANT OF SECURITY INTEREST IN U.S. PATENTS Recorded Nov 29, 2010
From: LANTIQ DEUTSCHLAND GMBH
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 025406/0677 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 15, 2010
From: INFINEON TECHNOLOGIES WIRELESS SOLUTIONS GMBH
To: LANTIQ DEUTSCHLAND GMBH
Reel/Frame 024529/0614 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 3, 2010
From: INFINEON TECHNOLOGIES AG
To: INFINEON TECHNOLOGIES WIRELESS SOLUTIONS GMBH
Reel/Frame 024474/0958 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 14, 2005
From: PAOLI, GERHARD; STRAUSSNIGG, DIETMAR; NOSSING, GERHARD; HOHL, JOHANNES
To: INFINEON TECHNOLOGIES AG
Reel/Frame 016359/0126 →