IP Library Granted Patent US 7,188,410
Granted Patent B2
US 7,188,410 · App. 10/991,064 · Granted Mar 13, 2007

Insertion of electrical component within a via of a printed circuit board

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,188,410
App. No.
10/991,064
Granted
Mar 13, 2007
Kind
B2
Abstract

A printed circuit board and method for reducing the impedance within the reference path and/or saving space within the printed circuit board. In one embodiment of the present invention, a printed circuit board comprises a plurality of conductive layers. The printed circuit board further comprises two or more vias for interconnecting two or more conductive layers. The printed circuit board further comprises an electrical component embedded in a particular via between two conductive layers to reduce the impedance within the reference path and/or save space within the printed circuit board.

Claims (12)

1. A method for saving space in a printed circuit board comprising the steps of:

forming said printed circuit board comprising a plurality of conductive layers, wherein said printed circuit board further comprises two or more vias interconnecting two or more conductive layers of said plurality of conductive layers; and

embedding an electrical component in a particular via between two conductive layers of said plurality of conductive layers, wherein said electrical component has a greater diameter in a center than at ends, and each end of the electrical component has a tinned cap to promote solder residue adhesion to each end of the electrical component.

2. The method as recited in claim 1 , wherein said electrical component is a two terminal electrical component.

3. The method as recited in claim 1 , wherein said electrical component is a capacitor.

4. The method as recited in claim 1 , wherein said electrical component is a resistor.

5. The method as recited in claim 1 , wherein said electrical component is an inductor.

6. The method as recited in claim 1 , wherein said electrical component is a diode.

7. The method as recited in claim 1 , wherein said electrical component has a cylindrical configuration.

8. The method as recited in claim 1 , wherein a diameter from one end of said electrical component changes to an other end of said electrical component, wherein said particular via is configured so that one end of the said particular via changes in diameter to an other end of said particular via.

9. The method as recited in claim 8 , wherein said electrical component is embedded between two conductive layers of said plurality of conductive layers by adjusting the diameter of said electrical component of said particular via.

10. The method as recited in claim 1 , wherein said electrical component is packaged as a pin, wherein each end of said electrical component is soldered to said two conductive layers of said plurality of conductive layers.

Assignments (1)
PATENT ASSIGNMENT AND RESERVATION Recorded Sep 4, 2012
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: TOSHIBA GLOBAL COMMERCE SOLUTIONS HOLDINGS CORPORATION
Reel/Frame 028895/0935 →