IP Library Granted Patent US 7,269,813
Granted Patent B2
US 7,269,813 · App. 10/991,360 · Granted Sep 11, 2007

Off-width pitch for improved circuit card routing

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,269,813
App. No.
10/991,360
Granted
Sep 11, 2007
Kind
B2
Abstract

Enlarged spacing is provided between rows of vias in a ball grid array (BGA) multilayered printed wiring board land pattern in which the lands in the pattern are connected to the vias by a link connector by rotating, elongating, and/or truncating selected consecutive link connectors and rotating their respective corresponding vias in a row or column or selected consecutive rows or columns to achieve the enlarged spacing between rows or columns of vias in the BGA land pattern. Enhanced spacing between selected grid columns or rows of vias is provided such that some of the grid pitches for the vias are equal to that of the standard BGA and at least some are of a greater grid pitch.

Claims (7)

1. A method for providing enlarged spacing between rows of vias in a ball grid array (BGA) multilayered printed wiring board land pattern in which the lands in said pattern are connected to said vias by a link connector comprising:

rotating, elongating, and/or truncating selected consecutive link connectors and rotating their respective corresponding vias in a row or column or selected consecutive rows or columns to achieve said enlarged spacing between rows or columns of vias in said BGA land pattern.

2. The method defined in claim 1 wherein at least two consecutive rows or columns of link connectors and their respective vias are rotated, elongated and/or truncated in mutually opposite directions.

3. A method defined in claim 1 whereby the rotating, elongating and/or truncating is performed in a manner to achieve a wider circuit trace routing channel between adjacent rows or columns of vias.

4. The method defined in claim 1 wherein unusable fractions of routing channels are transferred to a given channel, such that the cumulative sum of said fractions become a usable additional routing channel.

5. A BGA substrate or printed wiring board in which via and link connector pattern has been modified in accordance with the method described in claim 1 .

6. A computer for automating the application of the method defined in claim 1 during layout so as to optimize the resulting routability.

Assignments (4)
CHANGE OF NAME Recorded Jun 6, 2018
From: ALCATEL
To: ALCATEL LUCENT
Reel/Frame 046304/0657 →
RELEASE OF SECURITY INTEREST Recorded Sep 30, 2014
From: CREDIT SUISSE AG
To: ALCATEL LUCENT
Reel/Frame 033868/0001 →
SECURITY AGREEMENT Recorded Jan 30, 2013
From: ALCATEL LUCENT
To: CREDIT SUISSE AG
Reel/Frame 029821/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 19, 2004
From: BROWN, PAUL
To: ALCATEL
Reel/Frame 016015/0657 →