IP Library Granted Patent US 7,045,840
Granted Patent B2
US 7,045,840 · App. 11/001,744 · Granted May 16, 2006

Nonvolatile semiconductor memory device comprising a variable resistive element containing a perovskite-type crystal structure

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,045,840
App. No.
11/001,744
Granted
May 16, 2006
Kind
B2
Abstract

In a nonvolatile semiconductor memory device including a variable resistive element formed by sequentially stacking a lower electrode, a variable resistor with a perovskite-type crystal structure, and an upper electrode, at least one of the lower electrode and the upper electrode is a particulate electrode configured to include a particulate conductor aggregate so that the contact area with the variable resistor at an interface is effectively reduced to realize high initial resistance of the variable resistive element. Further, a film of the variable resistor is preferably formed so as to be in a highly crystalline state.

Claims (13)

1. A nonvolatile semiconductor memory device comprising:

a variable resistive element formed by sequentially stacking a lower electrode, a variable resistor with a perovskite-type crystal structure, and an upper electrode, wherein

at least one of the lower electrode and the upper electrode is configured to include a particulate conductor aggregate, and total area of electrical point contacts between the particulate electrode and the variable resistor is smaller than an area of a whole interface between them.

2. A nonvolatile semiconductor memory device comprising:

a variable resistive element formed by sequentially stacking a lower electrode, a variable resistor with perovskite-type crystal structure, and an upper electrode, wherein

at least one of the lower electrode and the upper electrode is configured to include a particulate conductor aggregate, and

the particulate electrode is formed by dispersing the particulate conductors in an insulator.

3. The nonvolatile semiconductor memory device according to claim 1 , wherein the variable resistor is formed at a temperature of 500° C. or above.

4. The nonvolatile semiconductor memory device according to claim 1 , wherein the variable resistor is an epitaxial film or a partially epitaxial film.

5. The nonvolatile semiconductor memory device according to claim 1 , wherein the variable resistor in a low resistance state has a volume resistivity of 100 Ωcm or less.

6. The nonvolatile semiconductor memory device according to claim 2 , wherein a film of the variable resistor is formed at a film-forming temperature of 500° C. or above.

7. The nonvolatile semiconductor memory device according to claim 2 , wherein the variable resistor is an epitaxial film or a partially epitaxial film.

8. The nonvolatile semiconductor memory device according to claim 2 , wherein the variable resistor in a low resistance state has a volume resistivity of 100 Ωcm or less.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 11, 2013
From: INTELLECTUAL PROPERTIES I KFT.
To: XENOGENIC DEVELOPMENT LIMITED LIABILITY COMPANY
Reel/Frame 029614/0607 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 4, 2013
From: SHARP KABUSHIKI KAISHA
To: INTELLECTUAL PROPERTIES I KFT.
Reel/Frame 029567/0218 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 18, 2005
From: TAMAI, YUKIO; AWAYA, NOBUYOSHI; KOBAYASHI, SHINJI; KAWAZOE, HIDECHIKA; SUZUKI, TOSHIMASA; MASUDA, HIDETOSHI; HAGIWARA, NAOTO; MATSUSHITA, YUJI; NISHI, YUJI
To: SHARP KABUSHIKI KAISHA
Reel/Frame 015927/0676 →