IP Library Granted Patent US 7,284,805
Granted Patent B2
US 7,284,805 · App. 11/003,595 · Granted Oct 23, 2007

Edge delta runlength (EDRL) data stream decoder for bi-level graphics

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,284,805
App. No.
11/003,595
Granted
Oct 23, 2007
Kind
B2
Abstract

An edge delta runlength (EDRL) expander circuit includes an EDRL stream decoder. The symbols comprising EDRL streams are preferably entropy encoded. In order to maintain symbol alignment the EDRL stream decoder includes a barrel shifter that receives the encoded data stream and is controlled by a feedback loop indicating symbol code length. In one embodiment the feedback loop includes a modulo-n adder, where n is the length of an input codeword bit pattern of the data stream.

Claims (13)

1. An expander circuit to process an edge delta runlength (EDRL) encoded data stream of codewords to produce image line data, including:

an EDRL stream decoder responsive to the encoded data stream including,

a barrel shifter,

a decoder coupled to the barrel shifter,

an EDRL state machine responsive to the decoder and configured to produce data indicating codeword length; and

a feedback loop responsive to the data indicating a code length and arranged to control operation of the barrel shifter:

wherein the EDRL encoded data stream is entropy coded, and

wherein the feedback loop includes a bit offset circuit arranged to vary shifting of the barrel shifter on the basis of the data indicating code length.

2. An expander circuit according to claim 1 , wherein the bit offset circuit controls the barrel shifter so that an edge of the barrel shifter storing a most significant bit is aligned to a codeword boundary of the encoded data stream.

3. An expander circuit according to claim 2 , wherein the bit offset circuit is arranged to perform addition of a current codeword bit offset with a newly generated codeword bit offset from the EDRL state machine.

4. An expander circuit according to claim 3 , wherein the bit offset circuit performs modulo-n addition where n is the length of an input codeword bit pattern of said data stream.

5. A printer of a type having a micromechanical pagewidth printhead including an expander circuit according to claim 4 .

6. A printer including an expander circuit according to claim 1 .

Assignments (5)
CHANGE OF NAME Recorded Jun 25, 2014
From: ZAMTEC LIMITED
To: MEMJET TECHNOLOGY LIMITED
Reel/Frame 033244/0276 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 28, 2013
From: SILVERBROOK RESEARCH PTY. LIMITED
To: ZAMTEC LIMITED
Reel/Frame 031506/0621 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 6, 2004
From: LAPSTUN, PAUL; WALMSLEY, SIMON ROBERT; SILVERBROOK, KIA
To: SILVERBROOK RESEARCH PTY. LTD.
Reel/Frame 016064/0147 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 6, 2004
From: LAPSTUN, PAUL; WALMSLEY, SIMON ROBERT; SILVERBROOK, KIA
To: SILVERBROOK RESEARCH PTY. LTD.
Reel/Frame 016064/0170 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 6, 2004
From: LAPSTUN, PAUL; WALMSLEY, SIMON ROBERT; SILVERBROOK, KIA
To: SILVERBROOK RESEARCH PTY. LTD.
Reel/Frame 016064/0314 →