IP Library Granted Patent US 7,205,641
Granted Patent B2
US 7,205,641 · App. 11/017,053 · Granted Apr 17, 2007

Polydiode structure for photo diode

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,205,641
App. No.
11/017,053
Granted
Apr 17, 2007
Kind
B2
Abstract

An integrated circuit device for converting an incident optical signal into an electrical signal comprises a semiconductor substrate, a well region formed inside the semiconductor substrate, a dielectric layer formed over the well region, and a layer of polysilicon for receiving the incident optical signal, formed over the dielectric layer, including a p-type portion, an n-type portion and an undoped portion disposed between the p-type and n-type portions, wherein the well region is biased to control the layer of polysilicon for providing the electrical signal.

Claims (13)

1. An integrated circuit device for converting an incident optical signal into an electrical signal, comprising:

a semiconductor substrate;

a well region formed inside the semiconductor substrate;

a dielectric layer formed over the well region; and

a layer of polysilicon for receiving the incident optical signal, formed over the dielectric layer, including a p-type portion, an n-type portion and an intrinsic portion disposed between the p-type and n-type portions,

wherein the well region is biased to control the layer of polysilicon for providing the electrical signal.

2. The device of claim 1 , further comprising a first isolation structure and a second isolation structure spaced apart from the first isolation structure.

3. The device of claim 2 , wherein at least one of the first or second isolation structure overlaps the well region.

4. The device of claim 2 , wherein the intrinsic region overlaps a portion of the well region between the first and second isolation structures.

5. The device of claim 1 , further comprising a diffused region formed inside the well region.

6. The device of claim 5 , wherein the diffused region is biased to cause the well region to be biased to control the layer of polysilicon for providing the electrical signal.

7. The device of claim 5 , further comprising a diffused region formed outside the well region.

8. The device of claim 1 , wherein the intrinsic portion is contiguous with the p-type and n-type portions.

Assignments (4)
CORRECTIVE ASSIGNMENT, REEL FRAME #018721/0332, EXECUTION DATE 11/15/2006 Recorded Aug 20, 2007
From: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE
To: TRANSPACIFIC IP, LTD.
Reel/Frame 019719/0099 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 3, 2007
From: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE
To: TRANSPACIFIC IP, LTD.
Reel/Frame 018721/0332 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 17, 2006
From: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE
To: TRANSPACIFIC IP LTD.
Reel/Frame 018532/0085 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 21, 2004
From: SHIU, YU-DA; CHANG, CHYH-YIH; KER, MING-DOU; CHUANG, CHE-HAO
To: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE
Reel/Frame 016119/0276 →