IP Library Granted Patent US 7,110,139
Granted Patent B2
US 7,110,139 · App. 11/026,039 · Granted Sep 19, 2006

Printhead controller integrated circuit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,110,139
App. No.
11/026,039
Granted
Sep 19, 2006
Kind
B2
Abstract

In order to satisfy processing requirements of an image manipulation and printing system incorporating a microelectromechanical printhead, a very long instruction word (VLIW) vector processor printhead controller integrated circuit is provided. The integrated circuit includes a number of image sensor interfaces to communicate with various image capture devices that serve the VLIW vector processor and a printhead interface that drives the printhead. The VLIW is itself comprised of four identical processing units that are interconnected by a crossbar switch.

Claims (12)

1. A printhead controller integrated circuit including:

one or more image sensor interfaces;

a very long instruction word (VLIW) vector processor responsive to the image sensor interface; and

a printhead interface in communication with the VLIW vector processor;

wherein the VLIW vector processor is comprised of a number of processing units (PUs) interconnected by a crossbar switch.

2. A printhead controller according to claim 1 , wherein the one or more image sensor interfaces comprise one or more of: an area sensor interface; a scanner interface.

3. A printhead controller according to claim 1 , including an output FIFO disposed to communicate between the VLIW vector processor and the printhead interface.

4. A printhead controller according to claim 1 , including an input FIFO disposed to communicate between the VLIW vector processor and the one or more image sensor interfaces.

5. A printhead controller according to claim 1 , wherein each of the PUs includes a memory area containing microcode.

6. A printhead controller according to claim 1 , wherein each of the PUs includes at least one address generator.

7. A printhead controller according to claim 1 , wherein each of the PUs includes an arithmetical logic unit (ALU) in communication with the crossbar switch.

8. A printhead controller according to claim 7 , wherein each of the PUs includes at least one FIFO connected to the arithmetical logic unit.

Assignments (2)
CHANGE OF NAME Recorded Jun 25, 2014
From: ZAMTEC LIMITED
To: MEMJET TECHNOLOGY LIMITED
Reel/Frame 033244/0276 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 13, 2012
From: SILVERBROOK RESEARCH PTY. LIMITED AND CLAMATE PTY LIMITED
To: ZAMTEC LIMITED
Reel/Frame 028548/0551 →