IP Library Granted Patent US 7,285,482
Granted Patent B2
US 7,285,482 · App. 11/029,842 · Granted Oct 23, 2007

Method for producing solid-state imaging device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,285,482
App. No.
11/029,842
Granted
Oct 23, 2007
Kind
B2
Abstract

A method is provided for producing a solid-state imaging device in which a plurality of pixels are arranged two-dimensionally so as to form a photosensitive region, each of the pixels including a photodiode that photoelectrically converts incident light to store a signal charge and read-out elements for reading out the signal charge from the photodiode, and a vertical driving circuit for driving the plurality of pixels in the photosensitive region in a row direction, a horizontal driving circuit for driving the same in a column direction and an amplify circuit for amplifying an output signal are formed with MOS transistors. The method includes: forming an element isolation region with a STI (Shallow Trench Isolation) structure between the plurality of photodiodes and the plurality of MOS transistors; and forming a gate oxide film of the MOS transistors to have a thickness of 10 nm or less. All of heat treatment processes after formation of gates of the MOS transistors are performed at a temperature range that does not exceed 900° C. In a MOS-type solid-state imaging device having a fine structure, the occurrence of image defects can be suppressed sufficiently.

Claims (17)

1. A method for producing a solid-state imaging device in which a plurality of pixels are arranged two-dimensionally so as to form a photosensitive region, each of the pixels including a photodiode that photoelectrically converts incident light to store a signal charge and read-out elements for reading out the signal charge from the photodiode, and a vertical driving circuit for driving the plurality of pixels in the photosensitive region in a row direction, a horizontal driving circuit for driving the same in a column direction and an amplify circuit for amplifying an output signal are formed with metal oxide semiconductor (MOS) transistors, the method comprising:

forming an element isolation region with a STI (Shallow Trench Isolation) structure between the plurality of photodiodes and the plurality of MOS transistors;

forming a gate oxide film of the MOS transistors to have a thickness of 10 nm or less;

implanting ions in source and drain regions of the MOS transistors; and

activating the implanted ions with a heat treatment;

wherein all of heat treatment processes after formation of gates of the MOS transistors including a heat treatment process for activating the implanted ions are performed at a temperature range that does not exceed 900° C.

2. The method for producing a solid-state imaging device according to claim 1 , wherein the heat treatment process is provided at least after implantation of ions for the formation of the photodiodes; after the implantation of source and drain regions; and after implantation of substrate contact.

3. The method for producing a solid-state imaging device according to claim 2 , wherein the heat treatment process after the formation of gates of the MOS transistors includes an annealing step at a temperature that does not exceed 900° C. and for 15 minutes or longer.

4. The method for producing a solid-state imaging device according to claim 2 , wherein the plurality of MOS transistors are constituted with N-type transistors only.

5. The method for producing a solid-state imaging device according to claim 1 , wherein the heat treatment process for activating implanted ions is performed using a furnace.

6. The method for producing a solid-state imaging device according to claim 5 , wherein the heat treatment process for activating implanted ions using the furnace is performed at a temperature ranging from 850° C. to 900° C., inclusive, and for a time period up to 60 minutes.

7. The method for producing a solid-state imaging device according to claim 6 , wherein the plurality of MOS transistors are constituted with N-type transistors only.

8. The method for producing a solid-state imaging device according to claim 5 , wherein the heat treatment process after the formation of gates of the MOS transistors includes an annealing step at a temperature that does not exceed 900° C. and for 15 minutes or longer.

9. The method for producing a solid-state imaging device according to claim 5 , wherein the plurality of MOS transistors are constituted with N-type transistors only.

10. The method for producing a solid-state imaging device according to claim 1 , wherein the heat treatment process after the formation of gates of the MOS transistors includes an annealing step at a temperature that does not exceed 900 ° C. and for 15 minutes or longer.

11. The method for producing a solid-state imaging device according to claim 1 , wherein the plurality of MOS transistors are constituted with N-type transistors only.

12. The method for producing a solid state imaging device according to claim 1 , wherein the heat treatment for activating the implanted ions is conducted in an annealing furnace for 15 to 60 minutes.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 26, 2014
From: PANASONIC CORPORATION
To: COLLABO INNOVATIONS, INC.
Reel/Frame 033021/0806 →
LIEN Recorded Jan 13, 2014
From: COLLABO INNOVATIONS, INC.
To: PANASONIC CORPORATION
Reel/Frame 031997/0445 →
CHANGE OF NAME Recorded Jan 8, 2014
From: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
To: PANASONIC CORPORATION
Reel/Frame 031947/0358 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 5, 2005
From: OCHI, MOTOTAKA
To: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
Reel/Frame 016158/0532 →