IP Library Granted Patent US 7,259,387
Granted Patent B2
US 7,259,387 · App. 11/035,592 · Granted Aug 21, 2007

Nonvolatile semiconductor memory device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,259,387
App. No.
11/035,592
Granted
Aug 21, 2007
Kind
B2
Abstract

A nonvolatile memory element is formed by layering a lower electrode, a variable resistor and an upper electrode in sequence. The variable resistor is formed in which crystallinity and amorphism are mixed. Thus, the nonvolatile memory element is formed. More preferably, the variable resistor is a praseodymium-calcium-manganese oxide represented by a general formula, Pr 1-x Ca x MnO 3 , that has been formed at a film forming temperature from 350° C. to 500° C. Alternatively, the variable resistor is formed as a film at a film forming temperature that allows the variable resistor to become of an amorphous state or a state where crystallinity and amorphism are mixed and, then, is subjected to an annealing process at a temperature higher than the film forming temperature, in a temperature range where the variable resistor can maintain the state where crystallinity and amorphism are mixed.

Claims (11)

1. A nonvolatile semiconductor memory device comprising:

a variable resistance element including a variable resistor of a perovskite-type metal oxide film, wherein

crystal portions and amorphous portions of the variable resistor are mixed and the crystal portions are interspersed in the amorphous portions.

2. The nonvolatile semiconductor memory device according to claim 1 , wherein

the variable resistance element includes a lower electrode, the variable resistor and an upper electrode, which are layered in sequence.

3. The nonvolatile semiconductor memory device according to claim 1 , wherein

the variable resistor is a praseodymium-calcium-manganese oxide represented by a general formula, Pr 1-x Ca x MnO 3 .

4. The nonvolatile semiconductor memory device according to claim 1 , wherein

the variable resistor is formed in a layer above a lowest metal interconnect layer of the device.

5. The nonvolatile semiconductor memory device according to claim 1 , wherein

the variable resistor is of a praseodymium-calcium-manganese oxide represented by a general formula, Pr 1-x Ca x MnO 3 .

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 16, 2013
From: INTELLECTUAL PROPERTIES I KFT.
To: XENOGENIC DEVELOPMENT LIMITED LIABILITY COMPANY
Reel/Frame 029638/0239 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 8, 2013
From: SHARP KABUSHIKI KAISHA
To: INTELLECTUAL PROPERTIES I KFT.
Reel/Frame 029586/0108 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 25, 2005
From: KAWAZOE, HIDECHIKA; TAMAI, YUKIO; SHIMAOKA, ATSUSHI; HAGIWARA, NAOTO; MASUDA, HIDETOSHI; SUZUKI, TOSHIMASA
To: SHARP KABUSHIKI KAISHA
Reel/Frame 015963/0031 →