IP Library Granted Patent US 7,304,873
Granted Patent B1
US 7,304,873 · App. 11/043,391 · Granted Dec 4, 2007

Method for on-the-fly error correction in a content addressable memory (CAM) and device therefor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,304,873
App. No.
11/043,391
Filed
Jan 25, 2005
Granted
Dec 4, 2007
Kind
B1
Art Unit
2824
USPC
365/49
Abstract

A CAM system ( 200 ) can include a number of entries ( 202 - 0 to 202 - 3 ) having one portion for storing a data value (e.g., E 1 ) and another portion for storing a replicated data value (E 1 (REP)). For on-the-fly error correction, the entries can be searched by applying an appended key value that includes a key portion (KEY) and replicated key portion (KEY(REP)).

Claims (16)

1. A content addressable memory (CAM) that provides error correction for stored data values, comprising:

a plurality of CAM entries that store error correcting data values, each CAM entry generating a match result indication when a data value stored therein is compared to an applied search key value, each CAM entry including

a first multi-bit portion that stores an entry data value, and

a second multi-bit portion, different from the first multi-bit portion that stores at least a portion of the data value of the same entry.

2. The CAM of claim 1 , wherein:

each second multi-bit portion stores an amount of the entry data value selected from the group of: all of the entry data value or only a portion of the entry data value.

3. The CAM of claim 2 , wherein:

the entry value has a plurality of more significant bits and less significant bits, and

each second multi-bit portion stores only the more significant bits of the entry data value.

4. The CAM of claim 1 , wherein:

the plurality of CAM entries are logically arranged into CAM entry pairs, and

the first multi-bit portion of both CAM entries of each entry pair stores the corresponding entry data value, and

the second multi-bit portion of each entry pair stores the at least a portion of the corresponding entry data value.

5. The CAM of claim 4 , wherein:

each CAM entry has a corresponding address, and

the addresses of each CAM entry pair are adjacent to one another.

Assignments (3)
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →