IP Library Granted Patent US 7,522,201
Granted Patent B2
US 7,522,201 · App. 11/048,479 · Granted Apr 21, 2009

Method and apparatus for detecting failed reset in pixels of an imager

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,522,201
App. No.
11/048,479
Granted
Apr 21, 2009
Kind
B2
Abstract

An apparatus and method for detecting a failed reset in a pixel are described. First, a reset proxy signal that is received. Second, a reset reference signal is received. The reset proxy signal and the reset reference signal are compared. Based on the comparison, a reset status signal is generated. The reset status signal indicates that a failed reset has been detected or that a failed reset has not been detected.

Claims (29)

1. An apparatus for detecting a failed reset in a pixel comprising:

a first input that receives a reset indication signal;

a second input that receives a reset reference signal;

a comparator that receives the reset indication signal and the reset reference signal and compares the reset indication signal and the reset signal and based on the comparison selectively generates a reset status signal that indicates one of that a failed reset has been detected and a failed reset has not been detected.

2. The apparatus of claim 1 wherein the reset indication signal is a voltage signal; wherein the reset reference signal is a voltage signal, and the comparator is

a voltage comparator that receives the reset indication signal and the reset reference signal, compares the reset indication signal and the reset signal and based on the comparison selectively generates an output signal that indicates one of that the failed reset has been detected and the failed reset has not been detected.

3. The apparatus of claim 1 wherein the reset indication signal is a current signal; wherein the reset reference signal is a current signal, and the comparator is

a current comparator that receives the reset indication signal and the reset reference signal, compares the reset indication signal and the reset signal and based on the comparison selectively generates an output signal that indicates one of that the failed reset has been detected and the failed reset has not been detected.

4. The apparatus of claim 1 further comprising:

a mechanism that corrects the reset signal in the analog domain.

5. The apparatus of claim 1 further comprising:

a communication mechanism that provides the reset status signal to a digital domain and

a mechanism that corrects the reset signal in the digital domain.

6. A method for detecting a failed reset in a pixel includes:

receiving a reset proxy signal;

receiving a reset reference signal;

comparing the reset proxy signal and the reset reference signal;

based on the comparison, generating a reset status signal that indicates one of that a failed reset has been detected and a failed reset has not been detected.

7. The method of claim 6 wherein the reset proxy signal includes one of a reset signal, a voltage reset signal, a current reset signal, a signal that is derived from a signal at a predetermined node in the pixel, a signal that represents a reset signal, and a signal that can be utilized to determine whether a successful reset operation has been performed in the pixel.

8. The method of claim 6 wherein the reset reference signal includes one of a static reset reference signal and a dynamic reference signal.

9. The method of claim 6 wherein comparing the reset proxy signal and the reset reference signal includes one of

determining whether the reset proxy signal is greater than the reset reference signal;

determining whether the reset proxy signal is less than the reset reference signal; and

determining whether the reset proxy signal is equal to the reset reference signal.

10. The method of claim 6 further comprising:

correcting the reset signal in the analog domain.

11. The method of claim 6 further comprising:

providing the reset status signal to a digital signal processor and

correcting the reset signal in the digital domain.