IP Library Granted Patent US 7,294,857
Granted Patent B2
US 7,294,857 · App. 11/048,726 · Granted Nov 13, 2007

Polysilicon thin film transistor array panel and manufacturing method thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,294,857
App. No.
11/048,726
Granted
Nov 13, 2007
Kind
B2
Abstract

A method of manufacturing a thin film transistor array panel is provided, which includes: depositing an amorphous silicon layer on an insulating substrate; converting the amorphous silicon layer to a polysilicon layer by a plurality of laser shots using a mask; forming a gate insulating layer on the polysilicon layer; forming a plurality of gate lines on the gate insulating layer; forming a first interlayer insulating layer on the gate lines; forming a plurality of data lines on the first interlayer insulating layer; forming a second interlayer insulating layer on the data lines; and forming a plurality of pixel electrodes on the second interlayer insulating layer, wherein the mask comprises a plurality of transmitting areas and a plurality of blocking areas arranged in a mixed manner.

Claims (20)

1. A method of manufacturing a thin film transistor array panel, the method comprising:

depositing an amorphous silicon layer on an insulating substrate;

converting the amorphous silicon layer to a polysilicon layer by a plurality of laser shots using a mask;

forming a gate insulating layer on the polysilicon layer;

forming a plurality of gate lines on the gate insulating layer;

forming a first interlayer insulating layer on the gate lines;

forming a plurality of data lines on the first interlayer insulating layer;

forming a second interlayer insulating layer on the data lines; and

forming a plurality of pixel electrodes on the second interlayer insulating layer,

wherein the mask comprises a plurality of transmitting areas and a plurality of blocking areas arranged in a mixed manner and forming blocks, and

characteristics of polysilicon areas of said polysilicon layer adjacent in the transverse and longitudinal directions are different,

wherein the transmitting areas and the blocking areas in different blocks are differently arranged, and

the step of converting comprises:

sequentially illuminating a laser beam through the mask at different positions of the mask so as to completely illuminate the amorphous silicon layer with the laser beam.

2. The method of claim 1 , further comprising:

forming a plurality of partitions on the pixel electrodes

for receiving a plurality of organic light emitting members, respectively, in areas defined by the partitions; and

forming a common electrode for use by the light emitting members.

3. The method of claim 1 , wherein the transmitting areas and the blocking areas of the mask have areas and shapes determined by at least one pixel area.

4. The method of claim 1 , wherein the transmitting areas included in all of the blocks form a complete block.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 17, 2012
From: SAMSUNG ELECTRONICS CO., LTD.
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 029045/0860 →