IP Library Granted Patent US 7,330,231
Granted Patent B2
US 7,330,231 · App. 11/049,722 · Granted Feb 12, 2008

TFT array substrate, method for manufacturing the same, and liquid crystal display having the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,330,231
App. No.
11/049,722
Granted
Feb 12, 2008
Kind
B2
Abstract

The present invention discloses a thin film transistor array substrate, a method for manufacturing the array substrate, and a liquid crystal display. The present invention further discloses a liquid crystal display having a reflective area and a transmissive area, which the image quality can be enhanced with. The present invention also discloses a liquid crystal display that has a liquid crystal layer whose thickness is depends on position.

Claims (44)

1. A thin film transistor array substrate, comprising:

a transparent substrate including a pixel area that has a transmissive window, the transmissive window having a recession on one corner of the transmissive window, at least one side of the transmissive window overlapped with an opaque pattern that is on the transparent substrate;

a thin film transistor formed in the pixel area;

a transparent electrode being electrically connected to the thin film transistor; and

a reflective layer formed in a part of the pixel area to define the transmissive window.

2. The thin film transistor of claim 1 , wherein sides of the transmissive window are substantially parallel with sides of the pixel area.

3. The thin film transistor of claim 1 , wherein the recession has a curved shape or a linear shape.

4. The thin film transistor of claim 3 , wherein the recession has a round shape, a triangular shape or a stepwise shape.

5. The thin film transistor of claim 1 , wherein the pixel area is defined by a pair of adjacent gate lines and a pair of adjacent data lines, and the opaque pattern is a gate line, a data line, a light shielding pattern or a storage electrode.

6. The thin film transistor of claim 1 , wherein the transparent electrode overlaps the reflective layer and the transmissive window.

7. The thin film transistor of claim 1 , further comprising an organic insulation layer formed in the reflective layer.

8. A thin film transistor array substrate, comprising:

a transparent substrate including a pixel area that has a transmissive window, one corner of the transmissive window being partially cut off, at least one side of the transmissive window overlapped with an opaque pattern that is on the transparent substrate;

a thin film transistor formed in the pixel area;

a transparent electrode being electrically connected to the thin film transistor; and

a reflective layer formed in a part of the pixel area to define the transmissive window.

9. A method for manufacturing a thin film transistor array substrate, comprising:

forming a gate line and a gate electrode on a glass substrate;

forming a gate insulation layer on the gate line and on the gate electrode;

forming a semiconductor pattern electrically coupled to the gate electrode;

forming a data line, a source electrode and a drain electrode on the semiconductor pattern;

forming a passivation layer on the semiconductor pattern; and

forming a transmissive pattern by removing a portion of the passivation layer, one corner of the transmissive pattern having a recession, at least one side of the transmissive window overlapped with the gate line, the data line or a light shielding pattern.

10. The method of claim 9 , wherein sides of the transmissive pattern may be substantially parallel with the gate and data lines.

11. The method of claim 9 , further comprising:

forming an embossing shape on the passivation layer; and

forming a reflection layer on the passivation layer.

12. The method of claim 9 , wherein the recession is a round shape, a triangular shape, or a stepwise shape.

13. The method of claim 9 , further comprising:

forming a transparent electrode on the passivation layer;

forming an alignment layer on the transparent electrode;

rubbing the alignment layer with a cloth,

wherein the at least one side of the transmissive pattern is recessed, and

the rubbing is outgoing on the recessed side of the transmissive pattern.

14. A liquid crystal display, comprising:

an upper substrate;

a lower substrate comprising, a pixel area defined by a pair of adjacent gate lines and a pair of adjacent data lines, a thin film transistor formed in the pixel area, a transparent electrode electrically coupled to the thin film transistor, the pixel area having a transmissive window and a reflective area defining the transmissive window, the transmissive window having a recession on one corner of the transmissive window, a portion of the transmissive window overlapped with an opaque pattern; and

a liquid crystal layer injected between the upper substrate and the lower substrate.

15. The liquid crystal display of claim 14 , wherein the opaque pattern is a gate line, a data line, a storage electrode or a light shielding pattern.

16. The liquid crystal display of claim 15 , wherein the light shielding pattern is a black matrix (BM).

17. The liquid crystal display of claim 14 , wherein a thickness of the liquid crystal (LC) layer in the reflective area and a thickness of the liquid crystal layer in the transmissive window area are different from each other.

18. The liquid crystal display of claim 14 , wherein the portion of the transmissive window overlapped with the opaque pattern is an outgoing edge of the transmissive window with respect to a rubbing direction.

19. The liquid crystal display of claim 14 , wherein sides of the transmissive window may be substantially parallel with sizes of the pixel area.

20. The liquid crystal display of claim 19 , wherein the recession has round shape, a rectilinear shape or a stepwise shape.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 17, 2012
From: SAMSUNG ELECTRONICS CO., LTD.
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 029045/0860 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 4, 2005
From: KIM, JAE-HYUN; PARK, WON-SANG; KIM, SANG-WOO; CHA, SUNG-EUN; LEE, JAE-YOUNG; LIM, JAE-IK
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 016243/0063 →