IP Library Granted Patent US 7,192,821
Granted Patent B2
US 7,192,821 · App. 11/061,440 · Granted Mar 20, 2007

Manufacturing process of semi-conductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,192,821
App. No.
11/061,440
Granted
Mar 20, 2007
Kind
B2
Abstract

Exemplary embodiments discourage or prevent impurities from mixing in a film of a semiconductor layer in a manufacturing process of a semiconductor device. A manufacturing process of a semiconductor device includes first forming a semiconductor layer, second removing hydrogen from inside the semiconductor layer, and third terminating by combining elements such as hydrogen with a surface of the semiconductor layer through exposure to hydrogen plasma and the like. At least the second removing and the third terminating are consecutively performed under an environment isolated from air. According to this process, it is possible to prevent or discourage impurities contained in air and the like from combining on the surface of the semiconductor film. It is possible to discourage or prevent impurities from mixing (diffusing) in the semiconductor layer in crystallization through irradiation by light following the third terminating.

Claims (16)

1. A manufacturing process of a semiconductor device, comprising:

first forming a thin film semiconductor layer;

second performing dehydrogenation processing to remove hydrogen from inside the semiconductor layer;

third combining at least one of a non-inert atom and a non-inert molecule on a surface of the semiconductor layer activated by the dehydrogenation processing to terminate a connector of the surface of the semiconductor layer; and

consecutively performing at least the second performing and the third combining under an environment isolated from air.

2. The manufacturing process of the semiconductor device according to claim 1 , further comprising:

fourth performing crystallization processing by further irradiating the semiconductor layer by light for crystallization following the third combining.

3. The manufacturing process of the semiconductor device atmosphere according to claim 2 , the fourth performing including consecutively performing crystallization processing under the environment isolated from air following the third combining.

4. The manufacturing process of the semiconductor device according to claim 1 , the third combining including exposing the surface of the semiconductor layer to hydrogen plasma.

5. The manufacturing process of the semiconductor device according to claim 1 , the third combining including heating the surface of the semiconductor layer in an atmosphere containing hydrogen.

6. The manufacturing process of the semiconductor device according to claim 1 , the third combining including exposing the surface of the semiconductor layer to the atmosphere containing hydrogen.

7. The manufacturing process of the semiconductor device according to claim 1 , the third combining including exposing the surface of the semiconductor layer to oxygen plasma.

8. The manufacturing process of a semiconductor device according to claim 1 , the third combining including exposing the surface of the semiconductor layer to nitrogen plasma.

9. The manufacturing process of the semiconductor device according to claim 1 , the third combining including exposing the surface of the semiconductor layer to ammonia plasma.

10. The manufacturing process of the semiconductor device according to claim 1 , the third combining including exposing the surface of the semiconductor layer to phosphine.

11. The manufacturing process of the semiconductor device according to claim 1 , the third combining including exposing the surface of the semiconductor layer to diborane.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 15, 2018
From: SEIKO EPSON CORPORATION
To: 138 EAST LCD ADVANCEMENTS LIMITED
Reel/Frame 046153/0397 →
RECORD TO CORRECT ASSIGNEE'S ADDRESS ON AN ASSIGNM Recorded Oct 7, 2005
From: MIYASHITA, KAZUYUKI
To: SEIKO EPSON CORPORATION
Reel/Frame 016859/0138 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 22, 2005
From: MIYASHITA, KAZUYUKI
To: SEIKO EPSON CORPORATION
Reel/Frame 016310/0631 →