IP Library Granted Patent US 7,312,019
Granted Patent B2
US 7,312,019 · App. 11/066,495 · Granted Dec 25, 2007

Linear grating formation method

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,312,019
App. No.
11/066,495
Granted
Dec 25, 2007
Kind
B2
Abstract

A method of forming a linear grating is disclosed. When forming a first resist pattern covering certain surface regions of a substrate, the mask pattern position is shifted and the first resist pattern is formed such that the trench in the target region is completely filled with the first resist pattern even when an error in positioning occurs. The surface of the first resist pattern is etched, and a lower resist pattern is left to the same level as the uppermost step of the silicon substrate. On top of this, an upper resist pattern having the same pattern as the first resist pattern is formed. At this time, the mask pattern position is shifted and the exposure dose is adjusted such that one edge of the upper resist pattern is positioned on the lower resist pattern, and the other edge is positioned in a prescribed region border portion. The lower resist pattern and upper resist pattern are used as a mask to etch the silicon substrate.

Claims (21)

1. A method of forming a linear grating with a stair-like structure by using in order a plurality of mask patterns for exposure to form resist patterns on a silicon substrate through photolithographic techniques, and etching the silicon substrate, said method comprising:

selecting a mask pattern such that, when a shift in position of a resist pattern occurs due to a shift in exposure, an edge portion of the resist pattern at which a protrusion defect will occur on said silicon substrate is limited to an uppermost step of said stair-like structure, and the edge portion exists only on a predetermined side of the resist pattern;

adjusting a position of the selected mask pattern and forming said resist pattern on said silicon substrate with the selected mask pattern such that the resist pattern completely covers a surface of the substrate at which said protrusion defect will occur;

etching an entire surface of the resist pattern formed on said silicon substrate until a height of the resist pattern becomes the same height as the surface of the silicon substrate before processing, thereby leaving the resist pattern as a lower resist pattern;

adjusting the position of the selected mask pattern and exposure dose, and forming an upper resist pattern such that an edge portion of the upper resist pattern at which a protrusion defect will occur is positioned on said lower resist pattern, and an opposite edge portion of the upper resist pattern is formed in a predetermined position; and,

etching said silicon substrate while using said lower resist pattern and said upper resist pattern as a mask.

2. The method according to claim 1 further including hardening the resist pattern prior to said etching said entire surface of the resist pattern.

3. The method according to claim 2 , wherein said hardening includes irradiating the resist pattern with a ultraviolet ray.

4. The method according to claim 1 , wherein a height of each step in said stair-like structure is at least about 0.2 μm.

5. The method according to claim 1 further including etching a back surface of the silicon substrate after etching said silicon substrate.

6. A method of forming a linear grating with a stair-like structure by using a mask pattern for exposure to form a resist pattern on a silicon substrate through photolithographic techniques, said method comprising:

providing a silicon substrate;

selecting a mask pattern such that, when a shift in position of a resist pattern occurs due to a shift in exposure position, an edge portion of the resist pattern at which a protrusion defect will occur on said silicon substrate is limited to an uppermost step of said stair-like structure, and the edge portion exists only on a predetermined side of the resist pattern;

adjusting a position of the selected mask pattern and forming said resist pattern on said silicon substrate with the selected mask pattern such that the resist pattern covers a surface of the substrate at which said protrusion defect will occur;

etching a surface of the resist pattern formed on said silicon substrate until a height of the resist pattern becomes the same height as the surface of the silicon substrate before processing, thereby leaving the resist pattern as a lower resist pattern;

adjusting the position of the selected mask pattern and exposure dose, and forming an upper resist pattern such that an edge portion of the upper resist pattern at which a protrusion defect will occur is positioned on said lower resist pattern, and an opposite edge portion of the upper resist pattern is formed in a predetermined position; and,

etching said silicon substrate while using said lower resist pattern and said upper resist pattern as a mask.

7. The method according to claim 6 further including hardening the resist pattern prior to said etching said surface of the resist pattern.

8. The method according to claim 7 , wherein said hardening includes irradiating the resist pattern with a ultraviolet ray.

9. The method according to claim 6 , wherein a height of each step in said stair-like structure is at least about 0.2 μm.

10. The method according to claim 6 further including etching a back surface of the silicon substrate after etching said silicon substrate.

Assignments (2)
CHANGE OF NAME Recorded Dec 24, 2008
From: OKI ELECTRIC INDUSTRY CO., LTD.
To: OKI SEMICONDUCTOR CO., LTD.
Reel/Frame 022052/0797 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 28, 2005
From: SASAKI, SUGURU; MACHIDA, SATOSHI; TAGUCHI, TAKASHI
To: OKI ELECTRIC INDUSTRY CO., LTD.
Reel/Frame 016336/0227 →