IP Library Granted Patent US 7,008,813
Granted Patent B1
US 7,008,813 · App. 11/069,424 · Granted Mar 7, 2006

Epitaxial growth of germanium photodetector for CMOS imagers

Assignee: Sharp Laboratories of America, Inc..
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,008,813
App. No.
11/069,424
Granted
Mar 7, 2006
Kind
B1
Abstract

A method of fabricating a germanium photodetector includes preparing a silicon wafer as a silicon substrate; depositing a layer of silicon nitride on the silicon substrate; patterning and etching the silicon nitride layer; depositing a first germanium layer on the silicon nitride layer; patterning and etching the germanium layer wherein a portion of the germanium layer is in direct physical contact with the silicon substrate; depositing a layer of silicon oxide on the germanium layer wherein the germanium layer is encapsulated by the silicon oxide layer; annealing the structure at a temperature wherein the germanium melts and the other layers remain solid; growing a second, single-crystal layer of germanium on the structure by liquid phase epitaxy; selectively removing the silicon oxide layer; and completing the germanium photodetector.

Claims (56)

1. A method of fabricating a germanium photodetector comprising:

preparing a silicon wafer as a silicon substrate;

depositing a layer of silicon nitride on the silicon substrate;

patterning and etching the silicon nitride layer;

depositing a first germanium layer on the silicon nitride layer;

patterning and etching the germanium layer wherein a portion of the germanium layer is in direct physical contact with the silicon substrate;

depositing a layer of silicon oxide on the germanium layer wherein the germanium layer is encapsulated by the silicon oxide layer;

annealing the structure at a temperature wherein the germanium layer melts and the other layers remain solid;

cooling the structure in ambient conditions;

growing a second, single-crystal layer of germanium on the structure by liquid phase epitaxy;

selectively removing the silicon oxide layer;

implanting and activating ions to form N+ and P+regions; and

completing the germanium photodetector.

2. The method of claim 1 wherein said preparing a silicon wafer as a silicon substrate includes fabricating a silicon CMOS device on the silicon substrate.

3. The method of claim 2 which includes fabricating multiple layers of metal connecting wires on the substrate prior to germanium photodetector fabrication.

4. The method of claim 1 wherein said depositing a layer of silicon nitride on the silicon substrate includes depositing a layer of silicon nitride having a thickness of between about 10 nm to 500 nm.

5. The method of claim 1 wherein said depositing a first germanium layer on the silicon nitride layer includes depositing a first germanium layer to a thickness of between about 20 nm to 1000 nm.

6. The method of claim 5 wherein said depositing a first germanium layer includes depositing taken from the group of depositing methods consisting of CVD, PVD, MBE and other thin film deposition processes.

7. The method of claim 1 wherein said depositing a layer of silicon oxide on the germanium layer includes depositing a layer of silicon oxide to a thickness of between about 20 nm to 1000 nm.

8. The method of claim 1 wherein said annealing the structure includes annealing the structure at a temperature of between about 920° C. to 1000° C.

9. The method of claim 8 wherein said annealing includes annealing in a RTA chamber for a time period of between about zero time and ten minutes.

10. A method of fabricating a germanium photodetector comprising:

preparing a silicon wafer as a silicon substrate;

depositing a layer of silicon nitride on the silicon substrate;

patterning and etching the silicon nitride layer;

depositing a first germanium layer on the silicon nitride layer;

patterning and etching the germanium layer wherein a portion of the germanium layer is in direct physical contact with the silicon substrate;

depositing a layer of silicon oxide on the germanium layer wherein the germanium layer is encapsulated by the silicon oxide layer;

annealing the structure at a temperature of between about 920° C. to 1000° C. in a RTA chamber for a time period of between about zero time and ten minutes;

cooling the structure in ambient conditions;

growing a second, single-crystal layer of germanium on the structure by liquid phase epitaxy;

selectively removing the silicon oxide layer;

implanting and activating ions to form N+ and P+ regions; and

completing the germanium photodetector.

11. The method of claim 10 wherein said preparing a silicon wafer as a silicon substrate includes fabricating a silicon CMOS device on the silicon substrate.

12. The method of claim 11 which includes fabricating multiple layers of metal connecting wires on the substrate prior to germanium photodetector fabrication.

13. The method of claim 10 wherein said depositing a layer of silicon nitride on the silicon substrate includes depositing a layer of silicon nitride having a thickness of between about 10 nm to 500 nm.

14. The method of claim 10 wherein said depositing a first germanium layer on the silicon nitride layer includes depositing a first germanium layer to a thickness of between about 20 nm to 1000 nm by a deposition technique taken from the group of depositing techniques consisting of CVD, PVD, MBE and other thin film deposition processes.

15. The method of claim 10 wherein said depositing a layer of silicon oxide on the germanium layer includes depositing a layer of silicon oxide to a thickness of between about 20 nm to 1000 nm.

16. A method of fabricating a germanium photodetector comprising:

preparing a silicon wafer as a silicon substrate, including fabricating a CMOS device on the silicon substrate;

depositing a layer of silicon nitride on the silicon substrate;

patterning and etching the silicon nitride layer;

depositing a first germanium layer on the silicon nitride layer;

patterning and etching the germanium layer wherein a portion of the germanium layer is in direct physical contact with the silicon substrate;

depositing a layer of silicon oxide on the germanium layer wherein the germanium layer is encapsulated by the silicon oxide layer;

annealing the structure at a temperature of between about 920° C. to 1000° C. in a RTA chamber for a time period of between about zero time and ten minutes;

cooling the structure in ambient conditions;

growing a second, single-crystal layer of germanium on the structure by liquid phase epitaxy;

selectively removing the silicon oxide layer;

implanting and activating ions to form N+ and P+ regions; and

completing the germanium photodetector.

17. The method of claim 16 which includes fabricating multiple layers of metal connecting wires on the substrate prior to germanium photodetector fabrication.

18. The method of claim 16 wherein said depositing a layer of silicon nitride on the silicon substrate includes depositing a layer of silicon nitride having a thickness of between about 10 nm to 500 nm.

19. The method of claim 16 wherein said depositing a first germanium layer on the silicon nitride layer includes depositing a first germanium layer to a thickness of between about 20 nm to 1000 nm by a deposition technique taken from the group of depositing techniques consisting of CVD, PVD, MBE and other thin film deposition processes.

20. The method of claim 16 wherein said depositing a layer of silicon oxide on the germanium layer includes depositing a layer of silicon oxide to a thickness of between about 20 nm to 1000 nm.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 15, 2017
From: SHARP CORPORATION AKA SHARP KABUSHIKI KAISHA
To: MICROSOFT TECHNOLOGY LICENSING, LLC
Reel/Frame 044410/0751 →
NUNC PRO TUNC ASSIGNMENT Recorded Oct 10, 2016
From: SHARP LABORATORIES OF AMERICA, INC.
To: SHARP KABUSHIKI KAISHA AKA SHARP CORPORATION
Reel/Frame 039972/0711 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 17, 2010
From: SHARP LABORATORIES OF AMERICA INC.
To: SHARP KABUSHIKI KAISHA
Reel/Frame 024091/0359 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 28, 2005
From: LEE, JONG-JAN; MAA, JER-SHEN; TWEET, DOUGLAS J.; HSU, SHENG TENG
To: SHARP LABORATORIES OF AMERICA, INC.
Reel/Frame 016347/0933 →