IP Library Granted Patent US 7,239,172
Granted Patent B2
US 7,239,172 · App. 11/079,003 · Granted Jul 3, 2007

Impedance matching

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,239,172
App. No.
11/079,003
Granted
Jul 3, 2007
Kind
B2
Abstract

There is provided apparatus for connecting between a data source or a data receiver and a data line. The apparatus comprises an impedance and an impedance controller arranged to continually adjust the value of the active impedance so as to control the relative impedances of the total source, the total source comprising the data source and the impedance, and the data line or of the total receiver, the total receiver comprising the data receiver and the impedance, and the data line. There is also provided a semiconductor chip, connectable to a data line, the semiconductor chip comprising the apparatus together with a data source or data receiver, as appropriate. There is also provided a method for controlling impedance matching between a data source or data receiver and a data line. The method comprises the steps of providing an impedance connected between the data source or data receiver and the data line; and continually adjusting the value of the impedance so as to control the relative impedances of the total source or total receiver and the data line.

Claims (44)

1. Apparatus for connecting between a data source and a data line, the apparatus comprising:

an impedance; and

an impedance controller arranged to continually adjust the value of the impedance so as to control the relative impedances of the total source, the total source comprising the data source and the impedance, and the data line, wherein the impedance controller is arranged to adjust the difference between the impedance of the total source and the impedance of the data line towards a desired difference.

2. Apparatus for connecting between a data source and a data line, the apparatus comprising:

an impedance; and

an impedance controller arranged to continually adjust the value of the impedance so as to control the relative impedances of the total source, the total source comprising the data source and the impedance, and the data line, wherein the impedance controller is arranged to compare a signal at the data source with a signal at the data line.

3. Apparatus for connecting between a data receiver and a data line, the apparatus comprising:

an impedance; and

an impedance controller arranged to continually adjust the value of the impedance so as to control the relative impedances of the total receiver, the total receiver comprising the data receiver and the impedance, and the data line, wherein the impedance controller is arranged to adjust the difference between the impedance of the total receiver and the impedance of the data line towards a desired difference.

4. Apparatus for connecting between a data receiver and a data line, the apparatus comprising:

an impedance; and

an impedance controller arranged to continually adjust the value of the impedance so as to control the relative impedances of the total receiver, the total receiver comprising the data receiver and the impedance, and the data line, wherein the impedance controller is arranged to compare a signal at the data receiver with a signal at the data line.

5. A semiconductor chip connectable to a data line, the semiconductor chip comprising:

at least one of a data source and a data receiver;

an impedance; and

an impedance controller arranged to continually adjust the value of the impedance so as to control the relative impedances of the total source, the total source comprising the data source and the impedance, and the data line or the relative impedances of the total receiver, the total receiver comprising the data receiver and the impedance, and the data line, wherein the impedance controller is arranged to adjust the difference between the impedance of the total source or the total receiver and the impedance of the data line towards a desired difference.

6. A method for controlling impedance matching between a data source and a data line or between a data receiver and a data line, the method comprising the steps of:

providing an impedance connected between the data source and the data line or between the data receiver and the data line;

continually adjusting the value of the active impedance so as to control the relative impedances of the total source, the total source comprising the data source and the impedance, and the data line or the relative impedances of the total receiver, the total receiver comprising the data receiver and the impedance, and the data line, wherein the step of continually adjusting the value of the active impedance comprises adjusting the difference between the impedance of the total source or the total receiver and the impedance of the data line towards a desired difference.

7. A semiconductor chip connectable to a data line, the semiconductor chip comprising:

at least one of a data source and a data receiver;

an impedance; and

an impedance controller arranged to continually adjust the value of the impedance so as to control the relative impedances of the total source, the total source comprising the data source and the impedance, and the data line or the relative impedances of the total receiver, the total receiver comprising the data receiver and the impedance, and the data line, wherein the impedance controller is arranged to compare a signal at the data source with a signal at the data line or a signal at the data receiver with a signal at the data line.

8. A method for controlling impedance matching between a data source and a data line or between a data receiver and a data line, the method comprising the steps of:

providing an impedance connected between the data source and the data line or between the data receiver and the data line;

continually adjusting the value of the active impedance so as to control the relative impedances of the total source, the total source comprising the data source and the impedance, and the data line or the relative impedances of the total receiver, the total receiver comprising the data receiver and the impedance, and the data line, wherein the step of continually adjusting the value of the active impedance comprises comparing a signal at the data source with a signal at the data line or a signal at the data receiver with a signal at the data line.

9. Apparatus according to claim 1 wherein the impedance is an active device.

10. Apparatus according to claim 2 , wherein the impedance controller is arranged to measure the peak difference between the signal at the data source and the signal at the data line.

11. Apparatus according to claim 10 wherein the impedance controller comprises a comparator arranged to compare the peak difference between signal at the data source and the signal at the data line with a desired peak difference.

12. Apparatus according to claim 11 , wherein the impedance controller comprises a register for storing the desired peak difference.

13. Apparatus according to claim 1 wherein the data source and the apparatus are on a source semiconductor chip.

14. Apparatus according to claim 1 wherein the data line is on printed circuit board (PCB) and the PCB trace impedance is the impedance of the data line.

15. Apparatus according to claim 3 , wherein the impedance is an active device.

16. Apparatus according to claim 4 , wherein the impedance controller is arranged to measure the peak difference between the signal at the data receiver and the signal at the data line.

17. Apparatus according to claim 16 wherein the impedance controller comprises a comparator arranged to compare the peak difference between signal at the data receiver and the signal at the data line with a desired peak difference.

18. Apparatus according to claim 17 , wherein the impedance controller comprises a register for storing the desired peak difference.

19. Apparatus according to claim 3 wherein the data receiver and the apparatus are on a source semiconductor chip.

20. Apparatus according to claim 3 wherein the data line is on printed circuit board (PCB) and the PCB trace impedance is the impedance of the data line.

21. Apparatus according to claim 2 , wherein the impedance is an active device.

22. Apparatus according to claim 2 wherein the data source and the apparatus are on a source semiconductor chip.

23. Apparatus according to claim 2 wherein the data line is on printed circuit board (PCB) and the PCB trace impedance is the impedance of the data line.

24. Apparatus according to claim 4 , wherein the impedance is an active device.

25. Apparatus according to claim 4 wherein the data receiver and the apparatus are on a source semiconductor chip.

26. Apparatus according to claim 4 wherein the data line is on printed circuit board (PCB) and the PCB trace impedance is the impedance of the data line.

Assignments (2)
MERGER AND CHANGE OF NAME Recorded Jan 17, 2018
From: LANTIQ DEUTSCHLAND GMBH; LANTIQ BETEILIGUNGS-GMBH & CO. KG
To: LANTIQ BETEILIGUNGS-GMBH & CO. KG
Reel/Frame 045086/0015 →
RELEASE OF SECURITY INTEREST RECORDED AT REEL/FRAME 025413/0340 AND 025406/0677 Recorded Apr 17, 2015
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: LANTIQ BETEILIGUNGS-GMBH & CO. KG
Reel/Frame 035453/0712 →