IP Library Granted Patent US 7,132,885
Granted Patent B2
US 7,132,885 · App. 11/088,676 · Granted Nov 7, 2006

Low phase shift implementation of the baseband circuitry of a Cartesian feedback loop

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,132,885
App. No.
11/088,676
Granted
Nov 7, 2006
Kind
B2
Abstract

A circuit is provided that includes a Cartesian feedback loop. The Cartesian feedback loop includes one or more operational amplifiers. At least one of the operational amplifiers includes two or more cascaded amplifier stages and one or more bypass amplifier stages. The bypass amplifier stages are connected in parallel with the cascaded amplifier stages.

Claims (16)

1. A circuit comprising:

a Cartesian feedback loop, the Cartesian feedback loop including one or more operational amplifiers, wherein at least one of the one or more operational amplifiers comprises

two or more cascaded amplifier stages; and

one or more bypass amplifier stages connected in parallel with the two or more cascaded amplifier stages.

2. The circuit of claim 1 , wherein the two or more cascaded amplifier stages are configured such that a gain roll-off of the respective operational amplifier is above 20 decibels per decade for a range of frequencies.

3. The circuit of claim 2 , wherein the range of frequencies includes a crossover frequency of the Cartesian feedback loop.

4. The circuit of claim 1 , wherein the two or more cascaded amplifier stages comprises two cascaded amplifier stages.

5. The circuit of claim 1 , wherein the one or more bypass amplifier stages comprises one bypass amplifier stage.

6. The circuit of claim 1 , wherein the Cartesian feedback loop includes an I-loop, the I-loop carrying an in-phase signal, a Q-loop, the Q-loop carrying a quadrature signal, and a phase rotator, the phase rotator keeping the I-loop and the Q-loop uncoupled.

7. The circuit of claim 6 , wherein the two or more cascaded amplifier stages and the one or more bypass amplifier stages are included in the phase rotator.

8. The circuit of claim 1 , wherein at least one of the two or more cascaded amplifier stages or the one or more bypass amplifier stages comprises a common-source amplifier.

9. The circuit of claim 1 , wherein at least one of the two or more cascaded amplifier stages or the one or more bypass amplifier stages comprises a common source amplifier followed by common-gate amplifier.

10. The circuit of claim 1 , wherein the Cartesian feedback loop includes a forward-path amplifier in a forward path of the Cartesian feedback loop, the two or more cascaded amplifier stages and the one or more bypass amplifier stages being included in the forward-path amplifier.

11. The circuit of claim 1 , wherein the Cartesian feedback loop includes a feedback amplifier in a feedback path of the Cartesian feedback loop, the two or more cascaded amplifier stages and the one or more bypass amplifier stages being included in the feedback amplifier.

12. The circuit of claim 1 , wherein the Cartesian feedback loop includes a loop filter to filter a signal in a forward path of the Cartesian feedback loop, the two or more cascaded amplifier stages and the one or more bypass amplifier stages being included in the loop filter.

13. The circuit of claim 1 , wherein a current in at least one of the two or more cascaded amplifier stages or the one or more bypass amplifier stages is recycled in at least another one of the two or more cascaded amplifier stages or the one or more bypass amplifier stages.

Assignments (8)
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE OF THE MERGER PREVIOUSLY RECORDED ON REEL 047642 FRAME 0417. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT, Recorded Mar 6, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 048521/0395 →
MERGER Recorded Oct 5, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047642/0417 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 13, 2010
From: BECEEM COMMUNICATIONS, INC.
To: BROADCOM CORPORATION
Reel/Frame 025473/0591 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 20, 2007
From: ASPENDOS COMMUNICATIONS
To: BECEEM COMMUNICATIONS INC.
Reel/Frame 020143/0145 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 21, 2005
From: CAPOFREDDI, PETER; SHAEFFER, DEREK K.; TITIZER, KORHAN
To: ASPENDOS COMMUNICATIONS
Reel/Frame 016376/0678 →