IP Library Granted Patent US 7,333,781
Granted Patent B1
US 7,333,781 · App. 11/100,089 · Granted Feb 19, 2008

Power correction loop for a power amplifier

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,333,781
App. No.
11/100,089
Granted
Feb 19, 2008
Kind
B1
Abstract

A system is provided for correcting an output power of a power amplifier in a transmit chain of a mobile terminal. In one embodiment, the system includes output power correction circuitry that corrects the output power of the power amplifier during ramp-up for a transmit burst. The output power of the power amplifier is controlled based on a power control signal, which is provided by combining an amplitude component of a modulated signal and a corrected ramping signal provided by the output power correction circuitry. In general, a power amplifier ramp generator provides a ramping signal. The ramping signal is converted to a desired output power signal, which is subtracted from a detected output power signal to provide an error signal. The error signal is integrated to provide an adjustment signal, which is combined with an ideal ramping signal to provide the corrected ramping signal.

Claims (81)

1. A transmit system for a mobile terminal comprising:

power amplifier circuitry adapted to amplify a radio frequency input signal based on a variable supply voltage;

power control circuitry adapted to provide the variable supply voltage based on a power control signal; and

output power correction circuitry comprising:

a power amplifier ramp generator adapted to provide a ramping signal;

conversion circuitry adapted to convert the ramping signal into a desired output power signal;

difference circuitry adapted to provide an error signal based on a difference between the desired output power signal and a detected output power signal;

integration circuitry adapted to integrate the error signal to provide an adjustment signal; and

first combiner circuitry adapted to combine the adjustment signal and an ideal ramping signal to provide a corrected ramping signal;

wherein the power control signal is provided based on the corrected ramping signal.

2. The system of claim 1 wherein the power amplifier ramp generator comprises:

an ideal ramp generator adapted to provide the ideal ramping signal; and

time alignment circuitry adapted to delay the ideal ramping signal to provide the ramping signal such that the desired output power signal is essentially time aligned with the detected output power signal.

3. The system of claim 2 further comprising digital modulation circuitry adapted to provide a digital power control signal based on multiplying the corrected ramping signal and an amplitude modulation component of a modulated signal, wherein the digital modulation circuitry comprises a digital-to-analog converter adapted to provide a Pulse Width Modulated (PWM) digital signal based on the digital power control signal and first filtering circuitry adapted to filter the PWM digital signal to provide the power control signal.

4. The system of claim 3 wherein the time alignment circuitry comprises:

second filtering circuitry matched to the first filtering circuitry adapted to filter the ideal ramping signal to provide a filtered ideal ramping signal; and

delay circuitry adapted to delay the filtered ideal ramping signal by a predetermined time delay to provide the ramping signal;

wherein the second filtering circuitry and the delay circuitry operate to delay the ideal ramping signal to provide the ramping signal such that the desired output power signal is essentially time aligned with the detected output power signal.

5. The system of claim 2 wherein the output power correction circuitry further comprises first multiplier circuitry adapted to multiply a detected output current signal and an output voltage signal to provide the detected output power signal.

6. The system of claim 5 wherein the output power correction circuitry further comprises:

second combiner circuitry adapted to combine the adjustment signal and the ramping signal to provide an output signal; and

scaling circuitry adapted to scale the output signal to provide the output voltage signal;

wherein the output voltage signal is provided based on the ramping signal such that the output voltage signal is essentially time aligned with the detected output current signal.

7. The system of claim 1 further comprising:

over current detection and correction circuitry adapted to:

compare a detected output current signal indicative of an output current of the power amplifier circuitry to a maximum current ramp during ramp-up for a transmit burst; and

control the power amplifier ramp generator such that a magnitude of the ramping signal is reduced to reduce an output power of the power amplifier circuitry if the detected output current signal exceeds the maximum current ramp during ramp-up for the transmit burst.

8. The system of claim 7 wherein the over current detection and correction circuitry comprises:

scaling circuitry adapted to provide the maximum current ramp based on the ideal ramping signal; and

comparison circuitry adapted to compare the detected output current signal to the maximum current ramp during ramp-up for the transmit burst and control the power amplifier ramp generator to reduce the magnitude of the ramping signal if the detected output current signal exceeds the maximum current ramp during ramp-up for the transmit burst.

9. The system of claim 8 wherein the over current detection and correction circuitry is further adapted to:

compare the detected output current signal to the maximum current ramp at a plurality of points in time during ramp-up for the transmit burst; and

for each comparison of the detected output current signal and the maximum current ramp, adjust the power control signal to reduce the output power of the power amplifier circuitry if the detected output current signal exceeds the maximum current ramp.

10. The system of claim 7 further comprising:

over voltage detection and correction circuitry adapted to:

compare a voltage detection signal indicative of an output voltage of the power amplifier circuitry to a maximum voltage ramp during ramp-up for the transmit burst; and

control the power amplifier ramp generator such that a magnitude of the ramping signal is reduced to reduce the output power of the power amplifier circuitry if the voltage detection signal exceeds the maximum voltage ramp.

11. The system of claim 10 wherein the over voltage detection and correction circuitry comprises:

scaling circuitry adapted to provide the maximum voltage ramp based on the ideal ramping signal and a source voltage of a power source of the mobile terminal; and

comparison circuitry adapted to compare the voltage detection signal to the maximum voltage ramp during ramp-up for the transmit burst and control the power amplifier ramp generator to reduce the magnitude of the ramping signal if the voltage detection signal exceeds the maximum voltage ramp during ramp-up for the transmit burst.

12. The system of claim 11 wherein the over voltage detection and correction circuitry is further adapted to:

compare the voltage detection signal to the maximum voltage ramp at a plurality of points in time during ramp-up for the transmit burst; and

for each comparison of the voltage detection signal and the maximum voltage ramp, adjust the power control signal to reduce the output power of the power amplifier circuitry if the voltage detection signal exceeds the maximum voltage ramp.

13. The system of claim 10 wherein the power amplifier ramp generator comprises:

an ideal ramp generator adapted to provide the ideal ramping signal;

time alignment circuitry adapted to delay the ideal ramping signal to provide a delayed ideal ramping signal such that the desired output power signal is essentially time aligned with the detected output power signal;

second combiner circuitry adapted to combine the delayed ideal ramping signal and a correction factor to provide the ramping signal; and

counter circuitry adapted to provide the correction factor, wherein the correction factor is adjusted by the over current detection and correction circuitry and the over voltage detection and correction circuitry.

14. The system of claim 13 further comprising digital modulation circuitry adapted to provide a digital power control signal based on multiplying the corrected ramping signal and an amplitude modulation component of a modulated signal, wherein the digital modulation circuitry comprises a digital-to-analog converter adapted to provide a Pulse Width Modulated (PWM) digital signal based on the digital power control signal and first filtering circuitry adapted to filter the PWM digital signal to provide the power control signal.

15. The system of claim 14 wherein the time alignment circuitry comprises:

second filtering circuitry matched to the first filtering circuitry adapted to filter the ideal ramping signal to provide a filtered ideal ramping signal; and

delay circuitry adapted to delay the filtered ideal ramping signal by a predetermined time delay to provide the ramping signal;

wherein the second filtering circuitry and the delay circuitry operate to delay the ideal ramping signal to provide the ramping signal such that the desired output power signal is essentially time aligned with the detected output power signal.

16. The system of claim 13 wherein the output power correction circuitry further comprises multiplier circuitry adapted to multiply a detected output current signal and an output voltage signal to provide the detected output power signal.

17. The system of claim 16 wherein the output power correction circuitry further comprises:

third combiner circuitry adapted to combine the adjustment signal and the delayed ideal ramping signal to provide an output signal; and

scaling circuitry adapted to scale the output signal to provide the output voltage signal;

wherein the output voltage signal is provided based on the delayed ideal ramping signal such that the output voltage signal is essentially time aligned with the detected output current signal.

18. A transmit system for a mobile terminal comprising:

power amplifier circuitry adapted to amplify a radio frequency input signal based on a variable supply voltage;

power control circuitry adapted to provide the variable supply voltage based on a power control signal; and

output power correction circuitry comprising:

a power amplifier ramp generator adapted to provide a ramping signal;

first combiner circuitry adapted to combine the ramping signal and an amplitude modulation component of a modulated signal to provide a composite signal;

conversion circuitry adapted to convert the composite signal into a desired output power signal;

difference circuitry adapted to provide an error signal based on a difference between the desired output power signal and a detected output power signal;

integration circuitry adapted to integrate the error signal to provide an adjustment signal; and

second combiner circuitry adapted to combine the adjustment signal and an ideal ramping signal to provide a corrected composite signal;

wherein the power control signal is provided based on the corrected composite signal.

19. The system of claim 18 wherein the power amplifier ramp generator comprises:

an ideal ramp generator adapted to provide the ideal ramping signal; and

time alignment circuitry adapted to delay the ideal ramping signal to provide the ramping signal such that the desired output power signal is essentially time aligned with the detected output power signal.

20. A method for correcting an output power of a power amplifier in a transmit system for a mobile terminal comprising:

amplifying a radio frequency input signal based on a variable supply voltage;

providing the variable supply voltage based on a power control signal;

providing a ramping signal and an ideal ramping signal;

converting the ramping signal into a desired output power signal;

providing an error signal based on a difference between the desired output power signal and a detected output power signal;

integrating the error signal to provide an adjustment signal;

combining the adjustment signal and the ideal ramping signal to provide a corrected ramping signal; and

providing the power control signal based on a combination of an amplitude modulation component of a modulated signal and the corrected ramping signal.

Assignments (4)
MERGER Recorded Jun 16, 2016
From: RF MICRO DEVICES, INC.
To: QORVO US, INC.
Reel/Frame 039196/0941 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS (RECORDED 3/19/13 AT REEL/FRAME 030045/0831) Recorded Mar 30, 2015
From: BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT
To: RF MICRO DEVICES, INC.
Reel/Frame 035334/0363 →
NOTICE OF GRANT OF SECURITY INTEREST IN PATENTS Recorded Mar 19, 2013
From: RF MICRO DEVICES, INC.
To: BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 030045/0831 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 6, 2005
From: STOCKSTAD, TROY; HIETALA, ALEXANDER WAYNE
To: RF MICRO DEVICES, INC.
Reel/Frame 016455/0083 →