IP Library Granted Patent US 7,486,343
Granted Patent B2
US 7,486,343 · App. 11/100,516 · Granted Feb 3, 2009

TFT array panel having a two-portion coupling electrode extending from drain electrode in different directions with first portion extending along a gap between two overlapping subpixel electrodes thereon and second portion extending in same direction as data line

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,486,343
App. No.
11/100,516
Granted
Feb 3, 2009
Kind
B2
Abstract

A thin film transistor array panel including a substrate; a gate line formed on the substrate; a gate insulating layer formed on the gate line; a semiconductor layer formed on the gate insulating layer; a data line formed on the semiconductor layer; a drain electrode separated from the data line and formed on the semiconductor layer; a coupling electrode connected to the drain electrode; a first subpixel electrode connected to the drain electrode; and a second subpixel electrode separated from the first subpixel electrode and overlapping the coupling electrode.

Claims (41)

1. A thin film transistor (TFT) array panel, comprising:

a substrate;

a gate line formed on the substrate;

a gate insulating layer formed on the gate line;

a semiconductor layer formed on the gate insulating layer;

a data line formed on the semiconductor layer;

a drain electrode separated from the data line and formed on the semiconductor layer;

a coupling electrode comprising integral first and second portions extending from the drain electrode, wherein the first and second portions extend along different directions from each other;

a first subpixel electrode connected to the drain electrode; and

a second subpixel electrode separated from the first subpixel electrode and overlapping the coupling electrode,

wherein a gap between the first subpixel electrode and the second subpixel electrode and the first portion of the coupling electrode are formed in a same direction and overlap each other, and the second portion of the coupling electrode extends along the data line.

2. The TFT array panel of claim 1 , wherein the coupling electrode comprises the same layer as the gate line or the drain electrode.

3. The TFT array panel of claim 1 , further comprising a storage electrode overlapping with the coupling electrode.

4. The TFT array panel of claim 1 , further comprising:

a passivation layer formed on the data line and the drain electrode,

wherein the drain electrode is coupled with the first subpixel electrode through a contact hole in the passivation layer.

5. The TFT array panel of claim 1 , wherein the second subpixel electrode is floated.

6. A liquid crystal display, comprising:

a first panel; and

a second panel facing the first panel and including a common electrode; and

a liquid crystal layer disposed between the first panel and the second panel, wherein the first panel comprises:

a gate line;

a gate insulating layer formed on the gate line;

a semiconductor layer formed on the gate insulating layer;

a data line formed on the semiconductor layer;

a drain electrode separated from the data line and formed on the semiconductor layer;

a coupling electrode comprising integral first and second portions extending from the drain electrode, wherein the first and second portions extend along different directions from each other;

a first subpixel electrode connected to the drain electrode; and

a second subpixel electrode separated from the first subpixel electrode and overlapping the coupling electrode,

wherein a gap between the first subpixel electrode and the second subpixel electrode and the first portion of the coupling electrode are formed in a same direction and overlap each other, and the second portion of the coupling electrode extends along the data line.

7. The liquid crystal display of claim 6 , wherein the liquid crystal display is a twisted nematic type.

8. A pixel region of a thin film transistor (TFT) array panel, comprising:

a TFT having a gate electrode coupled to a first signal line and a first electrode coupled to a second signal line;

a coupling electrode comprising integral first and second portions extending from a second electrode of the TFT, wherein the first and second portions extend along different directions from each other;

a first subpixel electrode connected to the second electrode; and

a second subpixel electrode separated from the first subpixel electrode and overlapping the coupling electrode,

wherein the pixel region is within adjacent first signal lines and adjacent second signal lines, and a gap between the first subpixel electrode and the second subpixel electrode and the first portion of the coupling electrode are formed in a same direction and overlap each other, and the second portion of the coupling electrode extends along the second signal line.

9. The pixel region of claim 8 , wherein the coupling electrode is formed of the same layer as the drain electrode.

10. The pixel region of claim 9 , wherein the second subpixel electrode is floated.

11. A liquid crystal display comprising a thin film transistor array panel having the pixel region of claim 8 .

12. The liquid crystal display of claim 11 , wherein the liquid crystal display is a twisted nematic type.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 22, 2012
From: SAMSUNG ELECTRONICS CO., LTD.
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 029008/0389 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 2, 2005
From: HONG, SUNG-KYU; KIM, JOO-HAN; LYU, JAE-JIN; HONG, SUNG-HWAN; LEE, WON-JAE
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 016832/0638 →