IP Library Granted Patent US 7,755,875
Granted Patent B2
US 7,755,875 · App. 11/101,450 · Granted Jul 13, 2010

Semiconductor device, display device, and electronic apparatus

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,755,875
App. No.
11/101,450
Granted
Jul 13, 2010
Kind
B2
Abstract

To prevent an electrostatic damage on a display device formed with a driving circuit. Protective circuits are provided not only at input terminal parts, but also at intermediate parts of a circuit or at the ends of wiring lines. Otherwise, the protective circuits are provided at the ends of the wiring lines and at the places immediately before and after the input terminals, respectively, and then the circuit is interposed therebetween. Further, the protective circuits are provided around a circuit with a large current consumption.

Claims (24)

1. A semiconductor device comprising:

a substrate;

active elements being formed in a matrix on the substrate, the active elements having four corners;

a clock signal terminal;

a scanning line driving circuit having scanning line driving unit circuits;

a clock signal line being electrically connected to the clock signal terminal and being disposed along the scanning line driving unit circuits, a first corner among the four corners of the active elements being the location of the clock signal terminal and a power terminal;

a power line being electrically connected to the power terminal and being disposed along the scanning line driving unit circuits;

a first protective circuit electrically connected to a first end of the clock signal line;

a second protective circuit electrically connected to a second end of the clock signal line, the second protective circuit being arranged at a second corner among the four corners of the active elements, the second corner being far from the clock signal terminal;

a third protective circuit electrically connected to a first end of the power line; and

a fourth protective circuit electrically connected to a second end of the power line, wherein a first capacitance of the first protective circuit and a second capacitance of the second protective circuit are configured to be lower than a third capacitance of the third protective circuit and a fourth capacitance of the fourth protective circuit.

2. The semiconductor device according to claim 1 , further comprising;

a low potential power line that supplies a first reference potential;

a high potential power line that supplies a second reference potential relatively higher than the first reference potential,

the first and second protective circuit electrically connected to the low potential power line and the high potential power line.

3. The semiconductor device according to claim 1 ,

the substrate being an insulating substrate.

4. The semiconductor device according to claim 1 ,

the scanning line driving circuit supplying a drive signal to the active elements.

5. A display device including:

a first substrate having the semiconductor device according to claim 1 formed thereon;

a second substrate opposing the first substrate; and

a liquid crystal layer interposed between the first substrate and the second substrate.

6. An electronic apparatus having the display device according to claim 5 .

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 15, 2018
From: SEIKO EPSON CORPORATION
To: 138 EAST LCD ADVANCEMENTS LIMITED
Reel/Frame 046153/0397 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 8, 2005
From: KOBASHI, YUTAKA
To: SEIKO EPSON CORPORATION
Reel/Frame 016459/0071 →