IP Library Granted Patent US 8,154,030
Granted Patent B2
US 8,154,030 · App. 11/118,179 · Granted Apr 10, 2012

Integrated diode in a silicon chip scale package

Assignee: Finisar Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,154,030
App. No.
11/118,179
Granted
Apr 10, 2012
Kind
B2
Abstract

An optical component with integrated back monitor photodiode. The optical component includes a substrate doped with a first type dopant, such as an n-type dopant. The substrate has a trench with sloped walls. An optical source is disposed in the trench. An implant of a second type dopant, such as a p-type dopant, is in the substrate around at a least a portion of the optical source. The implant in the substrate in combination with the first type dopant in the substrate forms a diode.

Claims (27)

1. An optical component comprising:

a substrate including a top surface with a trench having a bottom surface and one or more side walls defined by the substrate;

an optical source disposed within the trench at the bottom surface and between the one or more side walls;

a monitor photodiode disposed within the trench at the bottom surface and between the one or more side walls and at least partially surrounding the optical source in the trench and positioned adjacent to the optical source so as to be configured to receive a reflected portion of an optical output from the optical source; and

a lens covering the trench, wherein the lens is positioned over the optical source and the monitor photodiode.

2. The optical component of claim 1 , further comprising an isolation implant around the optical source and the monitor photodiode to electrically isolate the optical source and the monitor photodiode.

3. The optical component of claim 1 , further comprising a shallow trench around the optical source and the monitor photodiode to electrically isolate the optical source and the monitor photodiode.

4. The optical component of claim 1 , wherein the optical source is a discrete component epoxied to the bottom surface of the trench.

5. The optical component of claim 1 , wherein the optical source is an epitaxial structure epitaxially grown on the substrate within the trench.

6. The optical component of claim 1 , wherein the substrate is GaAs.

7. The optical component of claim 1 , wherein the lens hermetically seals the trench.

8. The optical component of claim 7 , wherein the hermetic seal is provided by a fusion bond.

9. The optical component of claim 7 , wherein the hermetic seal is provided by a solder.

10. The optical component of claim 1 , wherein a portion of the substrate in the trench is doped with an n-type dopant and the monitor photodiode includes a p-type dopant implanted in the n-type doped portion of the substrate.

11. The optical component of claim 1 , wherein a portion of the substrate in the trench is doped with a p-type dopant and the monitor photodiode includes an n-type dopant implanted in the p-type doped portion of the substrate.

12. The optical component of claim 1 , wherein the trench has sloped walls.

13. A chip scale wafer comprising:

a substrate including a top surface with a plurality of trenches formed therein, each trench having a bottom surface and one or more side walls defined by the substrate;

an optical source disposed within each of the trenches at the bottom surface and between the one or more side walls;

a plurality of monitor photodiodes, each monitor photodiode disposed within a trench of the plurality of trenches at the bottom surface and between the one or more side walls and at least partially surrounding a corresponding one of the optical sources in the corresponding trench and positioned adjacent to the corresponding one of the optical sources; and

a lens covering each trench, wherein each lens is positioned over a corresponding one of the optical sources, and each monitor photodiode is positioned and configured to receive a reflected portion of an optical output of a corresponding one of the optical sources.

14. The chip scale wafer of claim 13 , wherein a sheet of glass disposed over the trenches forms the lens covering each trench and is coupled to the substrate so as to seal the trenches.

15. An optical component comprising:

a substrate comprising a top surface having a trench with an opening formed therein, the trench having a bottom surface and one or more side walls defined by the substrate;

a glass lens attached to the top surface and covering the opening of the trench;

an optical source epitaxially grown in the trench at the bottom surface and between the one or more side walls; and

a monitor photodiode epitaxially grown in the bottom surface of the trench between the one or more side walls, wherein the monitor photodiode is in areas at least partially surrounding the optical source and optically coupled to the optical source for receiving optical power from the optical source via a reflected optical path.

Assignments (6)
PATENT RELEASE AND REASSIGNMENT Recorded Jul 5, 2022
From: BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT
To: II-VI INCORPORATED; MARLOW INDUSTRIES, INC.; EPIWORKS, INC.; LIGHTSMYTH TECHNOLOGIES, INC.; KAILIGHT PHOTONICS, INC.; COADNA PHOTONICS, INC.; OPTIUM CORPORATION; FINISAR CORPORATION; II-VI OPTICAL SYSTEMS, INC.; M CUBED TECHNOLOGIES, INC.; II-VI PHOTONICS (US), INC.; II-VI DELAWARE, INC.; II-VI OPTOELECTRONIC DEVICES, INC.; PHOTOP TECHNOLOGIES, INC.
Reel/Frame 060574/0001 →
SECURITY INTEREST Recorded Jul 1, 2022
From: II-VI INCORPORATED; II-VI DELAWARE, INC.; M CUBED TECHNOLOGIES, INC.; II-VI PHOTONICS (US), INC.; PHOTOP TECHNOLOGIES, INC.; COHERENT, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 060562/0254 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 1, 2020
From: FINISAR CORPORATION
To: II-VI DELAWARE, INC.
Reel/Frame 052286/0001 →
NOTICE OF GRANT OF SECURITY INTEREST IN PATENTS Recorded Sep 25, 2019
From: II-VI INCORPORATED; MARLOW INDUSTRIES, INC.; EPIWORKS, INC.; LIGHTSMYTH TECHNOLOGIES, INC.; KAILIGHT PHOTONICS, INC.; COADNA PHOTONICS, INC.; OPTIUM CORPORATION; FINISAR CORPORATION; II-VI OPTICAL SYSTEMS, INC.; M CUBED TECHNOLOGIES, INC.; II-VI PHOTONICS (US), INC.; II-VI DELAWARE, INC.; II-VI OPTOELECTRONIC DEVICES, INC.; PHOTOP TECHNOLOGIES, INC.
To: BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 050484/0204 →
CORRECTIVE ASSIGNMENT TO CORRECT THE NAME AND ADDRESS OF PARTY TO WHOM CORRESPONDENCE CONCERNING DOCUMENT SHOULD BE MAILED PREVIOUSLY RECORDED ON REEL 016521 FRAME 0319. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Oct 3, 2005
From: GUENTER, JAMES K.
To: FINISAR CORPORATION
Reel/Frame 016617/0662 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 29, 2005
From: GUENTER, JAMES K.
To: FINISAR CORPORATION
Reel/Frame 016521/0319 →
Continuity (2)
Provisional Application 60615474 · Oct 1, 2004
Related Publication 20060071229A1 · Apr 6, 2006