IP Library Granted Patent US 7,635,857
Granted Patent B2
US 7,635,857 · App. 11/135,278 · Granted Dec 22, 2009

Transistor having soluble layers

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,635,857
App. No.
11/135,278
Granted
Dec 22, 2009
Kind
B2
Abstract

A method for forming a transistor, comprising: depositing a first material from solution in a first solvent to form a first layer of the transistor; and subsequently whilst the first material remains soluble in the first solvent, forming a second layer of the transistor by depositing over the first material a second material from solution in a second solvent in which the first material is substantially insoluble.

Claims (13)

1. A transistor comprising:

an insulator layer;

a gate electrode layer;

an isolation layer between the insulator layer and the gate electrode layer; and

a surface modification layer formed over said isolation layer.

2. The transistor as claimed in claim 1 , wherein the isolation layer comprises a polyfluorene derivative.

3. The transistor as claimed in claim 2 , wherein the polyfluorene derivative is F8T2 or TFB.

4. The transistor as claimed in claim 1 , wherein the material of the gate electrode layers is PEDOT/PSS.

5. The transistor as claimed in claim 1 , wherein the material of the insulator layers is PVP.

6. The transistor as claimed in claim 1 , wherein the transistor is optically transparent.

7. A transistor as claimed in claim 1 , wherein the insulator layer is a gate insulator layer comprising polyvinylphenol; and the gate electrode layer comprises polyethylenedioxythiophene/polystyrolsulfonate.

8. The transistor as claimed in claim 1 , wherein one of the insulator layer and the isolation layer comprises a polar polymer, and the other of the insulator layer and the isolation layer is a non-polar polymer.

9. The transistor as claimed in claim 1 , wherein one of the isolation layer and the gate electrode layer comprises a polar polymer and the other of the isolation layer and the gate electrode layer is a non-polar polymer.

Assignments (3)
CHANGE OF NAME Recorded May 5, 2016
From: PLASTIC LOGIC LIMITED
To: FLEXENABLE LIMITED
Reel/Frame 038617/0662 →
RELEASE OF SECURITY INTEREST Recorded May 12, 2011
From: STATE CORPORATION "RUSSIAN CORPORATION OF NANOTECHNOLOGIES"
To: PLASTIC LOGIC LIMITED
Reel/Frame 026271/0377 →
SECURITY AGREEMENT Recorded Aug 3, 2010
From: PLASTIC LOGIC LIMITED
To: STATE CORPORATION "RUSSIAN CORPORATION OF NANOTECHNOLOGIES"
Reel/Frame 024776/0357 →