IP Library Granted Patent US 7,420,397
Granted Patent B2
US 7,420,397 · App. 11/143,916 · Granted Sep 2, 2008

Low-consumption inhibit circuit with hysteresis

Assignee: STMicroelectronics SA
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,420,397
App. No.
11/143,916
Granted
Sep 2, 2008
Kind
B2
Abstract

An inhibit circuit which produces an inhibit signal when a variation in a power supply potential is detected includes a comparator having a negative input connected to a generator producing a reference potential and a positive input connected to an output of a first image circuit producing a first potential that is an image of the power supply potential. The first image circuit includes a diode and a circuit for the production of a reference current parallel-connected between a common point to which the power supply potential is applied and an output of the first image circuit connected to the positive input of the comparator. The circuit has particular utility in portable integrated circuits with very low consumption when idle such as in mobile telephony.

Claims (38)

1. An inhibit circuit to produce an inhibit signal when a variation in a power supply potential is detected, the inhibit circuit comprising a comparator comprising a negative input connected to a generator producing a supply independent reference potential, and a positive input connected to an output of a first image circuit producing a first potential that is an image of the power supply potential,

wherein the first image circuit comprises a diode and a circuit for the production of a reference current each directly coupled to a common point to which the power supply potential is applied, and an output of the first image circuit is coupled to the positive input of the comparator.

2. A circuit according to claim 1 , wherein the first image potential is equal to the power supply potential minus a characteristic potential threshold of the diode.

3. A circuit according to claim 1 , further comprising:

a second image circuit to produce a second image potential proportional to the power supply potential and a selection means for the connection, to the positive input of the comparator and as a function of a selection signal, either

the output of the second image circuit when the power supply potential varies between zero and a build-up threshold after having taken a value below a build-down threshold, or

the output of the first image circuit when the power supply potential varies between a nominal value of the power supply potential and the build-down threshold after having taken a value greater than that of the build-up threshold.

4. A circuit according to claim 3 , wherein the first image circuit comprises a first transistor having a gate for receiving the selection signal and the second image circuit comprises a second transistor having a gate for receiving the selection signal.

5. A circuit according to claim 1 , wherein the circuit for production of a reference current comprises a source to produce a stable current, and means for copying said stable current to produce the reference current.

6. A circuit according to claim 5 , wherein the source comprises a set of bipolar transistors associated with a resistor forming a structure producing the reference current equal to VT divided by the resistor value, VT being a characteristic parameter of a bipolar transistor and wherein the source also comprises a reset circuit to discharge a parasitic capacitor of a bipolar transistor in which the stable current flows.

7. A circuit according to claim 6 , wherein the reset circuit is a diode having a first pole to which the power supply potential is applied and a second pole connected to an emitter of said bipolar transistor in which the stable current flows.

8. A circuit according to claim 2 , further comprising: a second image circuit to produce a second image potential proportional to the power supply potential and a selection means for the connection, to the positive input of the comparator and as a function of a selection signal, either

the output of the second image circuit when the power supply potential varies between zero and a build-up threshold after having taken a value below a build-down threshold, or

the output of the first image circuit when the power supply potential varies between a nominal value of the power supply potential and the build-down threshold after having taken a value greater than that of the build-up threshold.

9. A circuit according to claim 8 , wherein the first image circuit comprises a first transistor having a gate for receiving the selection signal and the second image circuit comprises a second transistor having a gate for receiving the selection signal.

10. A circuit according to claim 9 , wherein the circuit for production of a reference current comprises a source to produce a stable current, and means for copying said stable current to produce the reference current.

11. An inhibit circuit to produce an inhibit signal when a variation in a power supply potential is detected, the inhibit circuit comprising:

a comparator comprising a negative input for receiving a reference potential, and a positive input;

a first image circuit for producing a first potential that is an image of a power supply potential, wherein the first image circuit comprises a diode and a circuit for the production of a reference current each coupled to the power supply potential, and an output of the first image circuit being coupled to the positive input of the comparator;

a second image circuit to produce a second image potential proportional to the power supply potential; and

a selection circuit for coupling either of the first image circuit or the second image circuit to the positive input of the comparator as a function of a selection signal.

12. The circuit according to claim 11 , wherein the first potential is equal to the power supply potential minus a characteristic potential threshold of the diode.

13. The circuit according to claim 11 , wherein the selection circuit couples an output of the second image circuit to the comparator if the power supply potential varies between zero and a build-up threshold after having taken a value below a build-down threshold.

14. The circuit according to claim 11 , wherein the selection circuit couples the output of the first image circuit to the comparator if the power supply potential varies between a nominal value of the power supply potential and a build-down threshold after having taken a value greater than that of a build-up threshold.

15. The circuit according to claim 11 , wherein the selection circuit comprises:

a first transistor coupled to the first image circuit having a gate for receiving the selection signal; and

a second transistor coupled to the second image circuit having a gate for receiving the selection signal.

16. The circuit according claim 11 , further comprising a reference current production circuit comprising a source to produce a stable current, and means for copying said stable current to produce the reference current.

17. The circuit according to claim 16 , wherein the source comprises a plurality of bipolar transistors associated with a resistor R forming a structure for providing a reference current equal to VT/R, VT being a characteristic parameter of a bipolar transistor.

18. The circuit according to claim 16 , wherein the source further comprises a reset circuit to discharge a parasitic capacitor of a bipolar transistor in which the stable current flows.

19. The circuit according to claim 18 , wherein the reset circuit is a diode having a first pole to which the power supply potential is applied and a second pole coupled to an emitter of said bipolar transistor in which the stable current flows.

20. An inhibit circuit comprising:

a comparator having a negative input, first and second positive inputs, and an output;

a reference generator coupled to the negative input of the comparator;

a first image circuit selectively coupled to the first positive input;

a second image circuit selectively coupled to the second positive input;

a selection circuit coupled to the first image circuit, the second image circuit, and the output of the comparator; and

an inverter coupled to the output of the comparator for providing an inhibit signal when a variation in a power supply coupled to the comparator, reference generator, and first and second image circuits is detected.

Assignments (2)
CHANGE OF NAME Recorded Jan 19, 2024
From: STMICROELECTRONICS SA
To: STMICROELECTRONICS FRANCE
Reel/Frame 066353/0207 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 23, 2005
From: FOREL, CHRISTOPHE; CITTADINI, ROBERT
To: STMICROELECTRONICS SA
Reel/Frame 016658/0671 →
Priority Claims (1)
FR 04 05904 · Jun 2, 2004 · national
Continuity (1)
Related Publication 20050280451A1 · Dec 22, 2005