IP Library Granted Patent US 7,157,797
Granted Patent B2
US 7,157,797 · App. 11/145,227 · Granted Jan 2, 2007

Semiconductor device with suppressed copper migration

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,157,797
App. No.
11/145,227
Granted
Jan 2, 2007
Kind
B2
Abstract

A semiconductor device having: a semiconductor substrate; a plurality of circuit regions formed on the semiconductor substrate, the circuit regions including circuits driven at multiple supply voltages; interlayer insulating film or films formed above the semiconductor substrate; copper wirings buried in the interlayer insulating film or films, a minimum wiring spacing between adjacent wirings in a same layer so that an electric field between adjacent wirings due to an applied voltage difference is set to 0.4 MV/cm or lower; and a copper diffusion preventive film formed on the interlayer insulating film, covering an upper surface of the copper wirings. A semiconductor device is provided which has copper wirings capable of realizing a high reliability in a long term, basing upon newly found knowledge of time dependent failure rate of wiring.

Claims (11)

1. A semiconductor device comprising:

a semiconductor substrate;

a plurality of circuit regions formed on said semiconductor substrate, said circuit regions including circuits driven at a multiple-voltage;

interlayer insulating film or films formed above said semiconductor substrate;

copper wirings buried in said interlayer insulating film or films, a minimum wiring spacing between adjacent wirings is so set that an electric field between adjacent wirings due to an applied voltage difference is at most 0.4 MV/cm; and

a copper diffusion preventive film formed on each said interlayer insulating film, covering an upper surface of said copper wirings;

wherein said plurality of circuit regions include a flash memory cell array and a drive circuit for the array.

2. The semiconductor device according to claim 1 , wherein said plurality of circuit regions include a logic circuit to be driven at a lower voltage than a drive voltage for a flash memory cell.

3. The semiconductor device according to claim 1 , wherein said copper wirings are damascene wirings made of a lamination layer of a barrier metal layer and a copper layer, and said copper diffusion preventive film is a silicon nitride film.

4. The semiconductor device according to claim 1 , wherein said copper wirings are damascene wirings made of a lamination layer of a barrier metal layer and a copper layer, and said copper diffusion preventive film is an SiC film.

5. The semiconductor device according to claim 1 , wherein said interlayer insulating film further includes a layer having a low dielectric constant lower than a dielectric constant of silicon oxide.

Assignments (7)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 17, 2025
From: FUJITSU LIMITED
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 073964/0516 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 27, 2024
From: FUJITSU LIMITED
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 069454/0333 →
MERGER Recorded May 24, 2023
From: FUJITSU SEMICONDUCTOR LIMITED
To: FUJITSU LIMITED
Reel/Frame 064221/0545 →
CHANGE OF NAME Recorded Apr 24, 2023
From: FASTRAK RETAIL (UK) LIMITED
To: SCHAFER SYSTEMS (UK) LIMITED
Reel/Frame 064517/0114 →
CHANGE OF NAME AND CHANGE OF ADDRESS Recorded Jul 16, 2020
From: AIZU FUJITSU SEMICONDUCTOR LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 053481/0962 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2020
From: FUJITSU SEMICONDUCTOR LIMITED
To: AIZU FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 053209/0468 →
CHANGE OF ADDRESS Recorded Dec 23, 2016
From: FUJITSU SEMICONDUCTOR LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 041188/0401 →