IP Library Granted Patent US 7,157,888
Granted Patent B2
US 7,157,888 · App. 11/160,036 · Granted Jan 2, 2007

Light loading control circuit for a buck-boost voltage converter

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,157,888
App. No.
11/160,036
Granted
Jan 2, 2007
Kind
B2
Abstract

A light loading control circuit operates a switching circuit of a buck-boost voltage converter alternately in a plurality of phase cycles and a sleep period. Each phase cycle has a rising phase, a falling phase, and a maintaining phase. In the rising phase, the switching circuit is operated to increase an inductor current. In the falling phase, the switching circuit is operated to decrease the inductor current. In the maintaining phase, the switching circuit is operated to keep the inductor current approximately constant. The sleep period prevents two terminals of an inductor from being respectively coupled to two selected from a group consisting of an input voltage, an output voltage, and a ground potential.

Claims (71)

1. A light loading control circuit for controlling a switching circuit having an input switching unit and an output switching unit, the input switching unit selectively coupling a first terminal of an inductor to an input voltage and a ground potential, the output switching unit selectively coupling a second terminal of the inductor to an output voltage and the ground potential, the light loading control circuit comprising:

a phase control unit for operating the switching circuit in a plurality of phase cycles, each of which has:

a rising phase for increasing an inductor current flowing through the inductor;

a falling phase for decreasing the inductor current; and

a maintaining phase for keeping the inductor current approximately constant, and

a sleep control unit for operating the switching circuit in a sleep period after the output voltage reaches a predetermined sleep reference voltage, for preventing the first terminal and the second terminal from being respectively coupled to two selected from a group consisting of the input voltage, the output voltage, and the ground potential.

2. The circuit according to claim 1 , wherein for each phase cycle:

the falling phase occurs after the rising phase, and

the maintaining phase occurs after the falling phase.

3. The circuit according to claim 1 , wherein for each phase cycle:

the maintaining phase occurs after the rising phase, and

the falling phase occurs after the maintaining phase.

4. The circuit according to claim 1 , wherein for each phase cycle:

the maintaining phase is divided into a first maintaining phase and a second maintaining phase, such that:

the first maintaining phase occurs after the rising phase;

the falling phase occurs after the first maintaining phase; and

the second maintaining phase occurs after the falling phase.

5. The circuit according to claim 1 , wherein:

the maintaining phase lasts for a period of time which is proportional to the input voltage.

6. The circuit according to claim 1 , wherein:

in the rising phase the input switching unit couples the first terminal to the input voltage and the output switching unit couples the second terminal to the ground potential.

7. The circuit according to claim 1 , wherein:

in the falling phase the input switching unit couples the first terminal to the ground potential and the output switching unit couples the second terminal to the output voltage.

8. The circuit according to claim 1 , wherein:

in the maintaining phase the input switching unit couples the first terminal to the ground potential and the output switching unit couples the second terminal to the ground potential.

9. A light loading control circuit for controlling a switching circuit having an input switching unit and an output switching unit, the input switching unit selectively coupling a first terminal of an inductor to an input voltage and a ground potential, the output switching unit selectively coupling a second terminal of the inductor to an output voltage and the ground potential, the light loading control circuit comprising:

a phase control unit for operating the switching circuit in a plurality of phase cycles, each of which has:

a first phase for causing a potential difference across the first terminal and the second terminal to have a first polarity;

a second phase for causing the potential difference across the first terminal and the second terminal to have a second polarity opposite to the first polarity; and

a third phase for causing the potential difference across the first terminal and the second terminal to be substantially zero, and

a sleep control unit for operating the switching circuit in a sleep period after the output voltage reaches a predetermined sleep reference voltage, for preventing the first terminal and the second terminal from being respectively coupled to two selected from a group consisting of the input voltage, the output voltage, and the ground potential.

10. The circuit according to claim 9 , wherein for each phase cycle:

the second phase occurs after the first phase, and

the third phase occurs after the second phase.

11. The circuit according to claim 9 , wherein for each phase cycle:

the third phase occurs after the first phase, and

the second phase occurs after the third phase.

12. The circuit according to claim 9 , wherein:

the third phase lasts for a period of time which is proportional to the input voltage.

13. The circuit according to claim 9 , wherein:

in the sleep period the input switching unit couples the first terminal to the input voltage and the output switching unit causes the second terminal to be floated.

14. The circuit according to claim 9 , wherein:

in the sleep period the input switching unit couples the first terminal to the ground potential and the output switching unit causes the second terminal to be floated.

15. The circuit according to claim 9 , wherein:

in the sleep period the input switching unit causes the first terminal to be floated and the output switching unit couples the second terminal to the output voltage.

16. The circuit according to claim 9 , wherein:

in the sleep period the input switching unit causes the first terminal to be floated and the output switching unit couples the second terminal to the ground potential.

17. The circuit according to claim 9 , wherein:

in the sleep period the input switching unit couples the first terminal to the ground potential and the output switching unit couples the second terminal to the ground potential.

18. The circuit according to claim 9 , wherein:

in the sleep period the input switching unit causes the first terminal to be floated and the output switching unit causes the second terminal to be floated.

19. A buck-boost voltage converter operating in a first mode and a second mode, comprising:

a switching circuit having an input switching unit and an output switching unit, the input switching unit selectively coupling a first terminal of an inductor to an input voltage and a ground potential, the output switching unit selectively coupling a second terminal of the inductor to an output voltage and the ground potential;

a drive circuit for driving the switching circuit;

a buck-boost control circuit for controlling the switching circuit through the drive circuit in the first mode such that the input voltage is converted to the output voltage; and

a light loading control circuit for controlling the switching circuit through the drive circuit in the second mode such that the switching circuit is operated alternately in a plurality of phase cycles and a sleep period, wherein:

each of the plurality of phase cycles has:

a rising phase for increasing an inductor current flowing through the inductor;

a falling phase for decreasing the inductor current; and

a maintaining phase for keeping the inductor current approximately constant, and

the sleep period prevents the first terminal and the second terminal from being respectively coupled to two selected from a group consisting of the input voltage, the output voltage, and the ground potential.

20. A buck-boost voltage converter operating in a first mode and a second mode, comprising:

a switching circuit having an input switching unit and an output switching unit, the input switching unit selectively coupling a first terminal of an inductor to an input voltage and a ground potential, the output switching unit selectively coupling a second terminal of the inductor to an output voltage and the ground potential;

a drive circuit for driving the switching circuit;

a buck-boost control circuit for controlling the switching circuit through the drive circuit in the first mode such that the input voltage is converted to the output voltage; and

a light loading control circuit for controlling the switching circuit through the drive circuit in the second mode such that the switching circuit is operated alternately in a plurality of phase cycles and a sleep period, wherein:

each of the plurality of phase cycles has:

a first phase for causing a potential difference across the first terminal and the second terminal to have a first polarity;

a second phase for causing the potential difference across the first terminal and the second terminal to have a second polarity opposite to the first polarity; and

a third phase for causing the potential difference across the first terminal and the second terminal to be substantially zero, and

the sleep period prevents the first terminal and the second terminal from being respectively coupled to two selected from a group consisting of the input voltage, the output voltage, and the ground potential.

Assignments (3)
MERGER Recorded Nov 20, 2008
From: AIMTRON TECHNOLOGY CORP.
To: GLOBAL MIXED-MODE TECHNOLOGY INC.
Reel/Frame 021861/0083 →
CHANGE OF THE ADDRESS OF THE ASSIGNEE Recorded Nov 7, 2006
From: AIMTRON TECHNOLOGY CORP.
To: AIMTRON TECHNOLOGY CORP.
Reel/Frame 018492/0837 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 6, 2005
From: CHEN, TIEN-TZU; TSAI, YU-MING
To: AIMTRON TECHNOLOGY CORP.
Reel/Frame 016098/0995 →