IP Library Granted Patent US 7,265,952
Granted Patent B2
US 7,265,952 · App. 11/160,109 · Granted Sep 4, 2007

Two-terminal protecting circuit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,265,952
App. No.
11/160,109
Granted
Sep 4, 2007
Kind
B2
Abstract

An integrated circuit provides a load with back-flow and open-circuit protection and includes a load, a trigger circuit, and a shunt circuit. The integrated circuit provides large-size LED displays having series LED connection with back-flow and open-circuit protection. The shunt circuit of the integrated circuit shunts the back-flow current from the LED when an ESD is applied, and offers an alternative current path when an LED fails so that other functioning LEDs can still emit light.

Claims (50)

1. An integrated circuit providing a load with back-flow and open-circuit protection comprising:

a load;

a trigger circuit coupled to the load;

a first switch having a first end coupled to a first end of the load, a second end coupled to the trigger circuit, and a third end coupled to a second end of the load;

a second switch having a first end coupled to the second end of the load, a second end coupled to the third end of the first switch, and a third end coupled to the second end of the first switch; and

a third switch having a first end coupled to the second end of the load, a second end coupled to the third end of the first switch, and a third end coupled to the first end of the load.

2. The integrated circuit of claim 1 further comprising a resistor coupled between the second end of the first switch and the first end of the load.

3. The integrated circuit of claim 1 further comprising a resistor coupled between the second end of the second switch and the second end of the load.

4. The integrated circuit of claim 1 further comprising resistor coupled between the first end of the third switch and the second end of the load.

5. The integrated circuit of claim 1 further comprising a fourth switch having a first end coupled to the first end of the load, a second end coupled to the second end of the first switch, and a third end coupled to the second end of the third switch.

6. The integrated circuit of claim 5 further comprising resistor coupled between the third end of the fourth switch and the second end of the load.

7. The integrated circuit of claim 5 wherein the fourth switch is a PNP type BJT.

8. The integrated circuit of claim 1 wherein the first switch is in PNP type BJT.

9. The integrated circuit of claim 1 wherein the second switch is an NPN type BJT.

10. The integrated circuit of claim 1 wherein the third switch is an NPN type BJT.

11. The integrated circuit of claim 1 wherein the trigger circuit comprises:

a plurality of division resistors coupled in series between the first and second ends of the load;

a comparator circuit having a first input coupled between two of the division resistors, and an output coupled to the second end of the first switch; and

a reference circuit coupled between the second end of the load and a second input of the comparator for generating a reference voltage.

12. The integrated circuit of claim 11 wherein the reference circuit is a band-gap reference circuit.

13. The integrated circuit of claim 1 wherein the load is a light emitting diode, the first end of the first switch is coupled to an anode of the light emitting diode, and the first ends of the second and third switches are coupled to a cathode of the light emitting diode.

14. The integrated circuit of claim 1 wherein the protecting circuit and the load are formed on a same substrate.

15. An integrated circuit providing a load with back-flow and open-circuit protection comprising:

a shunt circuit coupled in parallel with a load, the shunt circuit having a first and a second end coupled to a first and second end of the load, respectively, wherein:

a reverse-blocking current passes through the shunt circuit from the second end to the first end of the shunt circuit when the voltage across the first and second ends of the load is smaller than a junction built-in voltage V 0 ;

a first current passes through the load from the first end to the second end of the load and a second current of substantially smaller value than the first current passes through the shunt circuit from the first end to the second end of the shunt circuit when the voltage across the first and second ends of the load is larger than the holding voltage Vh and smaller than a break-over voltage Vbo;

a forward-on current passes through the shunt circuit from the first end to the second end of the shunt circuit when the voltage across the first and second ends of the load is larger than the break-over voltage Vbo; and

a trigger circuit coupled to a third end of the shunt circuit for controlling the break-over voltage Vbo.

16. The integrated circuit of claim 15 wherein the shunt circuit comprises:

a first switch having a first end coupled to a first end of the load, a second end coupled to the trigger circuit, and a third end coupled to a second end of the load;

a second switch having a first end coupled to the second end of the load, a second end coupled to the third end of the first switch, and a third end coupled to the second end of the first switch; and

a third switch having a first end coupled to the second end of the load, a second end coupled to the third end of the first switch, and a third end coupled to the first end of the load.

17. The integrated circuit of claim 16 further comprising a resistor coupled between the second end of the first switch and the first end of the load.

18. The integrated circuit of claim 16 further comprising a resistor coupled between the second end of the second switch and the second end of the load.

19. The integrated circuit of claim 16 further comprising resistor coupled between the first end of the third switch and the second end of the load.

20. Tile integrated circuit of claim 16 further comprising a fourth switch having a first end coupled to the first end of the load, a second end coupled to the second end of the first switch, and a third end coupled to the second end of the third switch.

21. The integrated circuit of claim 20 further comprising resistor coupled between the third end of the fourth switch and the second end of the load.

22. The integrated circuit of claim 20 wherein the fourth switch is a PNP type BJT.

23. The integrated circuit of claim 16 wherein the first switch is a PNP type BJT.

24. The integrated circuit of claim 16 wherein the second switch is an NPN type BJT.

25. The integrated circuit of claim 16 wherein the junction built-in voltage V 0 is equal to a voltage required for turning on a PN junction formed between the third end of the third switch and a substrate on which the third switch is formed.

26. The integrated circuit of claim 16 wherein the third switch is an NPN type BJT.

27. The integrated circuit of claim 15 wherein the trigger circuit comprises:

a plurality of division resistors coupled in series between the first and second ends of the load;

a reference circuit coupled to the second end of the load for generating a reference voltage; and

a comparator circuit having a first input coupled between two of the division resistors, a second input coupled to the reference circuit, and an output coupled to the second end of the first switch.

28. The integrated circuit of claim 27 wherein the reference circuit is a band-gap reference circuit.

29. The integrated circuit of claim 15 wherein the first end of the shunt circuit is coupled to an anode of a light emitting diode and the second end of the shunt circuit is coupled to a cathode of the light emitting diode.

30. The integrated circuit of claim 29 wherein the break-over voltage Vbo is larger than a forward-biased voltage of the light emitting diode.

31. The integrated circuit of claim 15 wherein the shunt circuit, the trigger circuit and the load are formed on the same substrate.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 24, 2021
From: IML INTERNATIONAL
To: IML HONG KONG LIMITED
Reel/Frame 056321/0926 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 25, 2012
From: ADDTEK CORP
To: IML INTERNATIONAL
Reel/Frame 027595/0153 →
CHANGE OF THE NAME AND ADDRESS OF THE ASSIGNEE Recorded Jul 19, 2007
From: ADD MICROTECH CORP.
To: ADDTEK CORP.
Reel/Frame 019581/0806 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 9, 2005
From: CHIANG, YUNG-HSIN; LUO, LAI-HUA
To: ADD MICROTECH CORP.
Reel/Frame 016109/0819 →