IP Library Granted Patent US 7,696,841
Granted Patent B2
US 7,696,841 · App. 11/166,674 · Granted Apr 13, 2010

Power amplifier utilizing quadrature hybrid for power dividing, combining and impedance matching

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,696,841
App. No.
11/166,674
Granted
Apr 13, 2010
Kind
B2
Abstract

A power amplifier includes a quadrature hybrid and input impedance matching network. The power amplifier also includes at least one amplifier that includes an output electrode, and a quadrature hybrid and output impedance matching network. The quadrature hybrid and input impedance matching network exhibits a low pass frequency response.

Claims (30)

1. A power amplifier comprising:

a quadrature hybrid and input impedance matching network;

at least one amplifier that includes an output electrode; and

a quadrature hybrid and output impedance matching network, wherein the quadrature hybrid and input impedance matching network exhibits a low pass frequency response.

2. The power amplifier of claim 1 further comprising: bias circuitry that biases the amplifier.

3. The power amplifier of claim 1 wherein the quadrature hybrid and input impedance matching network includes

a first node;

a second node;

a first branch that includes a first electrode coupled to the first node and a second electrode coupled to the second node;

a third node;

a second branch that includes a first electrode coupled to the first node and a second electrode coupled to the third node;

a fourth node;

a third branch that includes a first electrode coupled to the third node and a second electrode coupled to the fourth node; and

a fourth branch that includes a first electrode coupled to the second node and a second electrode coupled to the fourth node.

4. The power amplifier of claim 1 wherein the quadrature hybrid and output impedance matching network includes

a first node; a second node;

a first branch that includes a first electrode coupled to the first node and a second electrode coupled to the second node;

a third node;

a second branch that includes a first electrode coupled to the first node and a second electrode coupled to the third node;

a fourth node;

a third branch that includes a first electrode coupled to the third node and a second electrode coupled to the fourth node; and

a fourth branch that includes a first electrode coupled to the second node and a second electrode coupled to the fourth node.

5. The power amplifier of claim 1 wherein the quadrature hybrid and input impedance matching network is implemented with a plurality of lump elements.

6. The power amplifier of claim 1 wherein the quadrature hybrid and input impedance matching network exhibits a high pass frequency response.

7. The power amplifier of claim 1 wherein the quadrature hybrid and output impedance matching network is implemented with a plurality of lump elements.

8. The power amplifier of claim 1 wherein the quadrature hybrid and output impedance matching network exhibits a low pass frequency response.

9. The power amplifier of claim 1 wherein the quadrature hybrid and output impedance matching network exhibits a high pass frequency response.

10. The power amplifier of claim 1 wherein the power amplifier is implemented in a monolithic microwave integrated circuit (MMIC).

11. The power amplifier of claim 1 wherein the power amplifier is utilized in a code-division multiple access (CDMA) mobile handset.

12. The power amplifier of claim 1 wherein the power amplifier is utilized in a code-division multiple access (CDMA) mobile handset that employs one of Cellular mobile telephone frequencies and PCS mobile telephone frequencies.

Assignments (15)
CORRECTIVE ASSIGNMENT TO CORRECT THE PROPERTY NUMBERS PREVIOUSLY RECORDED AT REEL: 47630 FRAME: 344. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Mar 21, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 048883/0267 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF MERGER TO 9/5/2018 PREVIOUSLY RECORDED AT REEL: 047196 FRAME: 0687. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Oct 29, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047630/0344 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047196/0687 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041710/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE NAME PREVIOUSLY RECORDED AT REEL: 017206 FRAME: 0666. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 6, 2016
From: AGILENT TECHNOLOGIES, INC.
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 038632/0662 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037808/0001 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032851-0001) Recorded Feb 2, 2016
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 037689/0001 →
PATENT SECURITY AGREEMENT Recorded May 8, 2014
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 032851/0001 →
RELEASE OF SECURITY INTEREST Recorded May 15, 2013
From: CITICORP NORTH AMERICA, INC.
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 030422/0001 →
MERGER Recorded May 7, 2013
From: AVAGO TECHNOLOGIES WIRELESS IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 030369/0703 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 16, 2007
From: AGILENT TECHNOLOGIES, INC.
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 019024/0317 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 25, 2006
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD
To: AVAGO TECHNOLOGIES WIRELESS IP (SINGAPORE) PTE. LTD.
Reel/Frame 017675/0434 →
SECURITY AGREEMENT Recorded Feb 24, 2006
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: CITICORP NORTH AMERICA, INC.
Reel/Frame 017207/0882 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 22, 2006
From: AGILENT TECHNOLOGIES, INC.
To: AVAGO TECHNOLOGIES GENERAL IP PTE. LTD.
Reel/Frame 017206/0666 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 18, 2005
From: CHEN, PIN-FAN
To: AGILENT TECHNOLOGIES, INC.
Reel/Frame 016276/0340 →