IP Library Granted Patent US 7,336,126
Granted Patent B2
US 7,336,126 · App. 11/172,095 · Granted Feb 26, 2008

Subtractor circuit and power detector arrangement having that subtractor circuit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,336,126
App. No.
11/172,095
Granted
Feb 26, 2008
Kind
B2
Abstract

A subtractor circuit which provides, at an output, a signal that is proportional to the difference, which is applied to the input, between two signal levels is specified. Formed at the output of an operational amplifier of the subtractor circuit are two synchronous signal sources, one of which is used for feedback from one of the two identical outputs to an input of the operational amplifier. In accordance with the proposed principle, a feedback resistor which is normally present in analog subtractor circuits is avoided. The altered voltage swing at the output of the operational amplifier makes it possible to operate the latter without a negative supply voltage. The subtractor circuit described is particularly suited to power detection using an input-side power detector.

Claims (33)

1. A subtractor circuit comprising:

a first signal input to receive a first signal;

a first signal path coupled to the first signal input;

a second signal input to receive a second signal;

a second signal path coupled to the second signal input; and

an operational amplifier comprising:

a first input coupled to the first signal path to receive the first signal;

a second input coupled to the second signal path to receive the second signal;

a first output that provides a subtractor signal output that is a function of a difference between the first signal and the second signal; and

a second output connected to the first input via a feedback path that provides the subtractor signal output as a feedback signal to the first input.

2. The circuit of claim 1 , wherein the feedback path comprises a direct connection from the second output to the first input as a current feedback path.

3. The circuit of claim 1 , further comprising a cascade circuit coupled to the first output of the operational amplifier that receives the subtractor signal output.

4. The circuit of claim 1 , further comprising a power detector having an input that receives a radio-frequency signal and having an output coupled to the first signal input that provides the first signal dependent on a power level of the radio-frequency signal.

5. The circuit of claim 4 , further comprising a second power detector having an output coupled to the second signal input that provides the second signal as a reference signal having a constant level.

6. The circuit of claim 5 , wherein the first signal path comprises a first resistor and a second resistor, connected in series and having substantially equal resistance.

7. The circuit of claim 1 , wherein the feedback path comprises a current-controlled voltage source.

8. The circuit of claim 7 , wherein the current-controlled voltage sources comprises a resistor.

9. The circuit of claim 1 , wherein the feedback path comprises a current mirror and a current-controlled voltage source, wherein the current-controlled voltage source is connected to the first output of the operational amplifier via the current mirror.

10. A subtractor circuit comprising:

a first power detector to receive a radio frequency signal and generate a first signal having a first voltage level according to a power level of the radio frequency signal;

a second power detector to generate a second signal having a constant voltage level according to a ground reference value; and

a power amplifier comprising:

a first input to receive the first signal and a feedback signal;

a second input to receive the second signal;

a first output to generate the feedback signal according to the first signal and the second signal; and

a second output to generate a differential output signal according to the first signal and the second signal.

11. The circuit of claim 10 , wherein the first voltage level is about 0.5 to 2 volts.

12. The circuit of claim 11 , wherein the constant voltage level is about 0.5 and a differential voltage of the first signal and the second signal is about 0.0 to 1.5 volts.

13. The circuit of claim 10 , wherein the feedback signal has a current value proportional to a differential voltage of the first signal and the second signal.

14. The circuit of claim 10 , wherein the differential output signal has a current proportional to a differential voltage of the first signal and the second signal.

15. The circuit of claim 14 , further comprising a current conversion circuit to receive the differential output signal and convert the differential output signal into an output voltage signal, wherein the output voltage signal has a voltage level proportional to the differential voltage of the first signal and the second signal.

16. The circuit of claim 10 , wherein the feedback signal and the differential output signal are as synchronous signal sources.

17. The circuit of claim 10 , wherein the feedback signal has a constant voltage level and the differential output signal has a varying voltage level.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 29, 2022
From: INTEL DEUTSCHLAND GMBH
To: INTEL CORPORATION
Reel/Frame 061356/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 19, 2012
From: INTEL MOBILE COMMUNICATIONS TECHNOLOGY GMBH
To: INTEL MOBILE COMMUNICATIONS GMBH
Reel/Frame 027556/0709 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 18, 2012
From: INFINEON TECHNOLOGIES AG
To: INTEL MOBILE COMMUNICATIONS TECHNOLOGY GMBH
Reel/Frame 027548/0623 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 26, 2005
From: DONIG, GUNTER
To: INFINEON TECHNOLOGIES AG
Reel/Frame 017029/0425 →