IP Library Granted Patent US 7,358,815
Granted Patent B2
US 7,358,815 · App. 11/173,378 · Granted Apr 15, 2008

Monolithic transformer based amplifier for integrated circuits

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,358,815
App. No.
11/173,378
Granted
Apr 15, 2008
Kind
B2
Abstract

Monolithic transformer based amplifier for integrated circuits. The amplifier includes an input transformer with a first impedance transforming ratio. The input transformer includes a coupled line structure. An amplification circuit is coupled to the input transformer. The amplifier also includes an output transformer with a second impedance transforming ratio that is coupled to the amplification circuit.

Claims (19)

1. A monolithic amplifier comprising:

an input transformer with a first impedance transforming ratio; wherein the input transformer includes a coupled line structure;

an amplification circuit coupled to the input transformer; and

an output transformer with a second impedance transforming ratio, wherein the input transformer is implemented with a three-line micro strip structure, and the output transformer is implemented with a two-line micro strip structure.

2. The amplifier of claim 1 wherein the first impedance transforming ratio is a one to four ratio.

3. The amplifier of claim 1 wherein the second impedance transforming ratio is a one to one ratio.

4. The amplifier of claim 1 wherein the input transformer includes a micro-strip line structure that includes a first line, a second line and a third line.

5. The amplifier of claim 4 wherein the first line, a second line and a third line are generally arranged in a planar fashion in a first predetermined plane.

6. The amplifier of claim 4 wherein the first line, a second line and a third line are generally arranged in a broadside fashion; wherein each line is disposed in a different plane.

7. The amplifier of claim 6 wherein at least one of the lines is offset with respect to at least one of the other lines.

8. The amplifier of claim 1 wherein the output transformer includes a micro-strip line structure that includes a first line and a second line.

9. The amplifier of claim 8 wherein the first line and the second line are generally arranged in a planar fashion in a first predetermined plane.

10. The amplifier of claim 8 wherein the first line and the second line are generally arranged in a broadside fashion; wherein each line is disposed in a different plane.

11. The amplifier of claim 10 wherein the first line is offset with respect to the second line.

12. The amplifier of claim 1 wherein one of the input transformer and the output transformer includes offsetting conductor lines that can be utilized to adjust one of a first impedance transforming ratio and a second impedance transforming ratio.

13. The amplifier of claim 1 includes a coupled line structure operative to adjust one of the input transformer with the first impedance transforming ratio and the output transformer with the second impedance transforming ratio.

14. The amplifier of claim 1 wherein the amplifier is implemented in a monolithic microwave integrated circuit (MMIC).

15. The amplifier of claim 1 wherein the amplifier is utilized in a radio transmitter.

16. The amplifier of claim 1 wherein the amplification circuit includes a first field effect transistor and a second field effect transistor.

Assignments (5)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE NAME PREVIOUSLY RECORDED AT REEL: 017206 FRAME: 0666. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 6, 2016
From: AGILENT TECHNOLOGIES, INC.
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 038632/0662 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 25, 2006
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD
To: AVAGO TECHNOLOGIES WIRELESS IP (SINGAPORE) PTE. LTD.
Reel/Frame 017675/0434 →
SECURITY AGREEMENT Recorded Feb 24, 2006
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: CITICORP NORTH AMERICA, INC.
Reel/Frame 017207/0882 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 22, 2006
From: AGILENT TECHNOLOGIES, INC.
To: AVAGO TECHNOLOGIES GENERAL IP PTE. LTD.
Reel/Frame 017206/0666 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 14, 2005
From: FUJII, KOHEI
To: AGILENT TECHNOLOGIES, INC.
Reel/Frame 016538/0640 →