IP Library Granted Patent US 7,834,945
Granted Patent B2
US 7,834,945 · App. 11/175,254 · Granted Nov 16, 2010

Thin film transistor array substrate having a second pixel electrode capacitively coupled to a first pixel electrode

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,834,945
App. No.
11/175,254
Granted
Nov 16, 2010
Kind
B2
Abstract

A first pixel electrode and a second pixel are formed in a pixel area. The first pixel electrode is coupled to the second pixel electrode via a coupling capacitance. A voltage is applied to the second pixel electrode from the first pixel electrode through the coupling capacitance. Therefore the voltage applied to the second pixel electrode depends on the voltage applied to the first pixel electrode and the two voltages have a certain ratio. Applying two different voltages in a pixel area can improve display quality.

Claims (39)

1. A thin film transistor substrate, comprising:

an insulation plate;

a first signal line formed on the insulation plate and defining a first boundary of a pixel area;

a storage electrode line formed on the insulation plate traversing a middle portion of the pixel area, the storage electrode line comprising a storage electrode having a larger width than the other portion of the storage electrode line;

a gate insulation layer formed on the first signal line and the storage electrode line;

a second signal line formed on the gate insulation layer and insulated from the first signal line and the storage electrode line, the second signal line crossing the first signal line and forming a second boundary of the pixel area;

a coupling electrode formed on the gate insulation layer and fully overlapping the storage electrode;

a thin film transistor comprising:

a first terminal connected to the first signal line;

a second terminal connected to the second signal line; and

a third terminal;

a passivation layer formed on the second signal line, the coupling electrode and the thin film transistor, the passivation layer comprising a first contact hole and a second contact hole;

a first pixel electrode formed on the passivation layer, the first pixel electrode connected to the third terminal of the thin film transistor through the first contact hole and connected to the coupling electrode through the second contact hole; and

a second pixel electrode formed on the passivation layer, the second pixel electrode separated from the first pixel electrode by an opening area and partially overlapped with the coupling electrode, the opening area comprising:

a first portion having an upper part and a lower part, the upper part located in a pixel area above the storage electrode line and extending in a first diagonal direction from the storage electrode line, the lower part located in a pixel area below the storage electrode line and extending in a second diagonal direction from the storage electrode line; and

a second portion substantially orthogonal with the storage electrode line and substantially fully overlapped with the storage electrode,

wherein the first pixel electrode and the second pixel electrode are alternately arranged along a direction of the first signal line, and the coupling electrode overlaps the second portion of the opening area.

2. The thin film transistor substrate of claim 1 , wherein the storage electrode forms storage capacitance with the coupling electrode.

3. A thin film transistor substrate comprising:

an insulation plate;

a first signal line formed on the insulation plate and defining a first boundary of a pixel area;

a storage electrode line formed on the insulation plate traversing a middle portion of the pixel area, the storage electrode line comprising a storage electrode having a larger width than the other portion of the storage electrode line;

a gate insulation layer formed on the first signal line and the storage electrode line;

a second signal line formed on the gate insulation layer and insulated from the first signal line and the storage electrode line, the second signal line crossing the first signal line and forming a second boundary of the pixel area;

a coupling electrode formed on the gate insulation layer and located in the middle portion of the pixel area; the bigger one of the coupling electrode and the storage electrode fully overlapping the other one;

a thin film transistor comprising:

a first terminal connected to the first signal line;

a second terminal connected to the second signal line; and

a third terminal;

a passivation layer formed on the second signal line, the coupling electrode and the thin film transistor, the passivation layer comprising a first contact hole and a second contact hole;

a first pixel electrode formed on the passivation layer, the first pixel electrode, connected to the third terminal of the thin film transistor through the first contact hole and connected to the coupling electrode through the second contact hole; and

a second pixel electrode formed on the passivation layer, the second pixel electrode separated from the first pixel electrode by an opening area and partially overlapped with the coupling electrode, the opening area comprising:

a first portion having an upper part and a lower part, the upper part located in a pixel area above the storage electrode line and extending in a first diagonal direction from the storage electrode line, the lower part located in a pixel area below the storage electrode line and extending in a second diagonal direction from the storage electrode; and

a second portion substantially fully overlapped with the storage electrode,

wherein the first pixel electrode and the second pixel electrode are alternately arranged along a direction of the first signal line, and the coupling electrode overlaps the second portion of the opening area.

4. The thin film transistor substrate of claim 3 ,

wherein the storage electrode forms storage capacitance with the coupling electrode.

5. The thin film transistor substrate of claim 3 ,

wherein the second portion forms substantially an angle of about 90 degrees with the first signal line.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 21, 2012
From: SAMSUNG ELECTRONICS CO., LTD.
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 029019/0139 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 13, 2005
From: UM, YOON-SUNG; LYU, JAE-JIN; LEE, CHANG-HUN; JUNG, MEE-HYE
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 017092/0364 →