IP Library Granted Patent US 7,379,148
Granted Patent B2
US 7,379,148 · App. 11/177,113 · Granted May 27, 2008

Amorphous silicon thin film transistor-liquid crystal display device and method of manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,379,148
App. No.
11/177,113
Granted
May 27, 2008
Kind
B2
Abstract

In an amorphous silicon thin film transistor-liquid crystal display device and a method of manufacturing the same, gate patterns including a gate line and a gate electrode are formed on an insulation substrate having a display region and a driving circuit region on which a plurality of shift registers are formed, a gate insulating film, active layer patterns and data patterns including source and drain electrodes are formed successively on the substrate, a passivation layer on the substrate has a first contact hole exposing a drain electrode of the display region and second and third contact holes respectively exposing a gate electrode and source and drain electrodes of a first transistor of each of the shift registers, an electrode patterns on the passivation layer include a first electrode connected to the drain electrode of the display region through the first contact hole and a second electrode connecting the gate electrode to the source and drain electrodes of the first transistor through the second and third contact holes, and the gate driving circuit including the shift registers and the wirings are integrated on the insulating substrate without an additional process, thereby simplifying the manufacturing process.

Claims (44)

1. A substrate for a display device, comprising:

a base substrate including a display region and a driving circuit region;

a plurality of switching transistors formed in the display region, each of the switching transistors including amorphous silicon;

a plurality of driving transistors formed in the driving circuit region, each of the driving transistors including amorphous silicon;

a protection layer formed on the base substrate to cover the switching transistors and the driving transistors;

an electrode pattern formed on the protection layer, the electrode pattern including a pixel electrode electrically connected to one of the switching transistors, and a connecting electrode electrically connecting two of the driving transistors; and

main signal lines for applying signals to the driving transistors,

wherein the main signal lines comprise a first signal line being adjacent to the driving transistors and having a first width, and a second signal line being adjacent to the first signal line having a second width that is wider than the first width.

2. The substrate of claim 1 , wherein the electrode pattern comprises an optically transparent and electrically conductive material.

3. The substrate of claim 2 , wherein the electrode pattern comprises at least one of ITO (Indium Tin Oxide) and IZO (Indium Zinc Oxide).

4. The substrate of claim 1 , wherein each of the driving transistors and the switching transistors comprises a gate electrode, a drain electrode and a source electrode, and the gate electrode and the main signal lines are made of a same material.

5. The substrate of claim 4 , further comprising a branch signal line extended from one of the drain electrode and the source electrode, the branch signal line including a wiring portion having a third width, and a connecting pad portion having a fourth width that is wider than the third width.

6. The substrate of claim 5 , wherein the connecting pad portion is electrically connected to the connecting electrode.

7. A liquid crystal display (LCD) device comprising:

a first substrate including:

a base substrate including a display region and a driving circuit region;

a plurality of switching transistors formed in the display region, each of the switching transistors including amorphous silicon;

a plurality of driving transistors formed in the driving circuit region, each of the driving transistors including amorphous silicon; and

a protection layer formed on the base substrate to cover the switching transistors and the driving transistors;

an electrode pattern formed on the protection layer, the electrode pattern including a pixel electrode electrically connected to one of the switching transistors, and a connecting electrode electrically connecting two of the driving transistors; and

main signal lines for applying signals to the driving transistors; a second substrate facing the first substrate; and

a liquid crystal layer disposed between the first and the second substrates,

wherein the main signal lines comprise a first signal line being adjacent to the driving transistors and having a first width, and a second signal line being adjacent to the first signal line having a second width that is wider than the first width.

8. The LCD device of claim 7 , wherein the electrode pattern comprises an optically transparent and electrically conductive material.

9. The substrate of claim 8 , wherein the electrode pattern comprises at least one of ITO (Indium Tin Oxide) and IZO (Indium Zinc Oxide).

10. The LCD device of claim 7 , wherein each of the driving transistors and the switching transistors comprises a gate electrode, a drain electrode and a source electrode, and the gate electrode and the main signal lines are made of a same material.

11. The LCD device of claim 10 , further comprising a branch signal line extended from one of the drain electrode and the source electrode, the branch signal line including a wiring portion having a third width, and a connecting pad portion having a fourth width that is wider than the third width.

12. The LCD device of claim 11 , wherein the connecting pad portion is electrically connected to the connecting electrode.

13. A method of manufacturing a substrate for a display device, comprising:

forming a gate electrode layer on a base substrate having a display region and a driving circuit region;

patterning the gate electrode layer to form gate electrodes of switching transistors in the display region, gate electrodes of driving transistors in the driving circuit region and a main signal line in the driving circuit region;

forming a gate insulation layer on the base substrate to cover the gate electrodes of the driving transistors and the switching transistors, and the main signal line;

forming an active layer pattern on the gate insulation layer;

forming a data electrode layer on the active layer pattern and the gate insulation layer;

patterning the data electrode layer to form drain and source electrodes of the switching transistors in the display region, drain and source electrodes of the driving transistors in the driving circuit region, and a branch signal line extended from one of the drain and source electrodes of the driving transistors;

forming a passivation layer on the base substrate;

forming a first contact hole through the passivation layer that exposes a portion of the main signal line, and a second contact hole through the passivation layer that exposes a portion of the branch signal line;

forming a electrode layer on the passivation layer; and

patterning the electrode layer to form pixel a electrode electrically connected to one of the drain electrodes of the switching transistors, a first connecting electrode connecting two of the driving transistors, and a second connecting electrode connecting the main signal line and one of the driving transistors.

14. The method of claim 13 , wherein the pixel electrode pattern comprises metal.

15. The method of claim 13 , wherein the electrode pattern comprises an optically transparent and electrically conductive material.

16. The method of claim 13 , wherein the gate electrode layer comprises a chromium (Cr) metal layer and aluminum (Al)-including metal layer.

17. The method of claim 16 , wherein a thickness of the aluminum-including metal layer is thicker than a thickness of the chromium metal layer.

18. The method of claim 13 , wherein the data electrode layer comprises a chromium metal layer and has a thickness of about 1500 angstroms to about 4000 angstroms.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 17, 2012
From: SAMSUNG ELECTRONICS CO., LTD.
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 029045/0860 →