IP Library Granted Patent US 7,629,537
Granted Patent B2
US 7,629,537 · App. 11/179,223 · Granted Dec 8, 2009

Single layer flex circuit

Assignee: Finisar Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,629,537
App. No.
11/179,223
Granted
Dec 8, 2009
Kind
B2
Abstract

One example of a single-layer flexible circuit may include a top flexible substrate, a bottom flexible substrate, and a conductive layer disposed therebetween. Signal traces and ground traces can be located in the conductive layer.

Claims (35)

1. A flexible circuit comprising:

a first flexible substrate having a first end and a second end;

a second flexible substrate having a first end and a second end; and

a single conductive layer comprising a ground trace and a signal trace configured and arranged such that, in use the, ground trace and the signal trace are capacitively coupled to each other, the single conductive layer further configured and arranged such that substantially all of the single conductive layer is disposed between the first flexible substrate and the second flexible substrate, at least a portion of the conductive layer having a neutral bending axis.

2. The flexible circuit as recited in claim 1 , further comprising:

at least one via defined through the second end of the conductive layer and the second end of the second flexible substrate; and

at least one bonding pad located near the second end of the second flexible substrate and being in electrical communication with the conductive layer by way of the at least one via, wherein the at least one bonding pad is configured to be electrically connected to an external component.

3. The flexible circuit as recited in claim 1 , further comprising:

at least one via defined through the first end of the conductive layer and the first end of the second flexible substrate; and

at least one bonding pad located near the first end of the second flexible substrate, wherein the at least one bonding pad is placed in electrical communication with the conductive layer through the at least one via, wherein the at least one bonding pad is configured to be electrically connected to an optoelectronic package housing.

4. The flexible circuit as recited in claim 1 , wherein the bottom substrate and the first and second flexible substrates are composed of a dielectric material.

5. The flexible circuit as recited in claim 1 , wherein the first flexible substrate comprises a laminate material.

6. The flexible circuit as recited in claim 1 , wherein:

the flexible circuit as recited in claim 1 is incorporated into a module that comprises:

a printed circuit board; and

an optical subassembly connected to the printed circuit board by way of the flexible circuit of claim 1 .

7. The flexible circuit as recited in claim 6 , wherein the optical subassembly includes a ceramic feedthrough that is electrically connected to the printed circuit board by way of the flexible circuit of claim 1 .

8. The flexible circuit as recited in claim 6 , wherein the optical subassembly comprises to which the flexible circuit of claim 1 is connected comprises a receive optical subassembly (ROSA).

9. The flexible circuit as recited in claim 1 , wherein the signal trace includes a pad through which a via extends.

10. A flexible circuit comprising:

a first flexible substrate having a first end and a second end;

a second flexible substrate having a first end and a second end; and

a single conductive layer configured and arranged such that substantially all of the single conductive layer is disposed between the first flexible substrate and the second flexible substrate, at least a portion of the conductive layer having a neutral bending axis, and at least one hole defined in the first end of each of the first flexible substrate, the conductive layer, and the second flexible substrate, wherein the at least one hole is configured to receive a first lead of an optoelectronic package housing.

11. A flexible circuit comprising:

a top flexible substrate;

a bottom flexible substrate;

a signal trace disposed between the top flexible substrate and the bottom flexible substrate; and

a ground trace disposed between the top flexible substrate and the bottom flexible substrate, wherein a portion of the signal trace and a portion of the ground trace are disposed in the same plane, and the signal trace and ground trace being configured and arranged such that, in use, the ground trace and the signal trace are capacitively coupled to each other.

12. The flexible circuit as recited in claim 11 , wherein the bottom flexible substrate comprises a top surface and a bottom surface, the flexible circuit further comprising:

at least one via located in the bottom flexible substrate; and

at least one bonding pad located on the bottom surface of the bottom flexible substrate, wherein the at least one bonding pad is placed in electrical communication with the at least one signal trace through the at least one via.

13. The flexible circuit as recited in claim 11 , wherein the signal trace and the ground trace comprise substantially the same material.

14. The flexible circuit as recited in claim 11 , wherein one of the signal trace and the ground trace comprises copper.

15. The flexible circuit as recited in claim 11 , wherein a portion of the signal trace is located proximate a neutral axis of the flexible circuit.

16. The flexible circuit as recited in claim 11 , wherein a portion of the ground trace is located proximate a neutral axis of the flexible circuit.

Assignments (5)
PATENT RELEASE AND REASSIGNMENT Recorded Jul 5, 2022
From: BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT
To: EPIWORKS, INC.; LIGHTSMYTH TECHNOLOGIES, INC.; II-VI INCORPORATED; MARLOW INDUSTRIES, INC.; KAILIGHT PHOTONICS, INC.; COADNA PHOTONICS, INC.; OPTIUM CORPORATION; FINISAR CORPORATION; II-VI OPTICAL SYSTEMS, INC.; M CUBED TECHNOLOGIES, INC.; II-VI PHOTONICS (US), INC.; II-VI DELAWARE, INC.; II-VI OPTOELECTRONIC DEVICES, INC.; PHOTOP TECHNOLOGIES, INC.
Reel/Frame 060574/0001 →
SECURITY INTEREST Recorded Jul 1, 2022
From: II-VI INCORPORATED; II-VI DELAWARE, INC.; M CUBED TECHNOLOGIES, INC.; II-VI PHOTONICS (US), INC.; PHOTOP TECHNOLOGIES, INC.; COHERENT, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 060562/0254 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 1, 2020
From: FINISAR CORPORATION
To: II-VI DELAWARE, INC.
Reel/Frame 052286/0001 →
NOTICE OF GRANT OF SECURITY INTEREST IN PATENTS Recorded Sep 25, 2019
From: II-VI INCORPORATED; MARLOW INDUSTRIES, INC.; EPIWORKS, INC.; LIGHTSMYTH TECHNOLOGIES, INC.; KAILIGHT PHOTONICS, INC.; COADNA PHOTONICS, INC.; OPTIUM CORPORATION; FINISAR CORPORATION; II-VI OPTICAL SYSTEMS, INC.; M CUBED TECHNOLOGIES, INC.; II-VI PHOTONICS (US), INC.; II-VI DELAWARE, INC.; II-VI OPTOELECTRONIC DEVICES, INC.; PHOTOP TECHNOLOGIES, INC.
To: BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 050484/0204 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 28, 2005
From: ICE, DONALD A.
To: FINISAR CORPORATION
Reel/Frame 016821/0419 →
Continuity (5)
Provisional Application 6058664900 · Jul 9, 2004
Provisional Application 6058675800 · Jul 9, 2004
Provisional Application 6058675700 · Jul 9, 2004
Provisional Application 6058676500 · Jul 9, 2004
Related Publication 20060032665A1 · Feb 16, 2006