IP Library Granted Patent US 7,180,090
Granted Patent B2
US 7,180,090 · App. 11/203,346 · Granted Feb 20, 2007

Method of forming thin-film transistor devices with electro-static discharge protection

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,180,090
App. No.
11/203,346
Granted
Feb 20, 2007
Kind
B2
Abstract

A silicon layer is formed on a substrate, and then the silicon layer is patterned, and source regions, drain regions and connectors, all with the same conductivity, are formed. The source regions are connected with the drain regions electrically by the connectors, and short circuits are thus constructed. Then, subsequent procedures of thin film transistor fabrication are performed in turn. Finally, when the source/drain metal is patterned to form data lines, the connectors are cut off by etching as the source/drain metal is etched.

Claims (20)

1. A display device comprising at least a thin-film transistor, the thin-film transistor comprising:

a source region;

a drain region;

a channel region between the source region and the drain region;

a first connector connecting the source region and the drain region for dispersing accumulation of static electricity produced in fabricating the thin-film transistor and having a first breach after fabricating the thin-film transistor, wherein the source region, the drain region, the channel region and the first connector are made by a same silicon layer; and

a gate on the channel region;

at least a data line connecting to the source region; and

at least a scan line connecting to the gate.

2. The display device of claim 1 , further comprising:

a second connector connecting the thin-film transistor and a neighboring thin-film transistor for dispersing accumulation of static electricity produced in fabricating the thin-film transistor and having a second breach after fabricating the thin-film transistor, wherein the second connector is made by the silicon layer.

3. The display device of claim 1 , wherein the second connector is used to connect the source region of the thin-film transistor and a drain region of the neighboring thin-film transistor.

4. A display device comprising at least a thin-film transistor, the thin-film transistor comprising:

a source region;

a drain region;

a channel region between the source region and the drain region;

a connector connecting the thin-film transistor and a neighboring thin-film transistor for dispersing accumulation of static electricity produced in fabricating the thin-film transistor and having a breach after fabricating the thin-film transistor, wherein the source region, the drain region, the channel region and the connector are made by a same silicon layer; and

a gate on the channel region;

at least a data line connecting to the source region; and

at least a scan line connecting to the gate.

5. The display device of claim 4 , wherein the connector is used to connect the source region of the thin-film transistor and a drain region of the neighboring thin-film transistor.

Assignments (2)
MERGER Recorded Jun 19, 2016
From: TRANSPACIFIC IP I LTD.
To: TRANSPACIFIC IP LTD
Reel/Frame 039078/0298 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 3, 2009
From: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE
To: TRANSPACIFIC IP I LTD.
Reel/Frame 023032/0579 →