IP Library Granted Patent US 7,157,971
Granted Patent B2
US 7,157,971 · App. 11/209,169 · Granted Jan 2, 2007

Low-distortion differential circuit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,157,971
App. No.
11/209,169
Granted
Jan 2, 2007
Kind
B2
Abstract

A differential feedback system that minimizes even order distortion of a differential circuit. The feedback system includes a feedback circuit for use with a differential circuit to reduce even-order distortion and dc offset of a difference output signal produced by the differential circuit. The feedback circuit includes an integrator coupled to receive the difference output signal from the differential circuit and produce an integrator output signal. The feedback circuit also includes a control circuit coupled to the integrator to receive the integrator output signal to produce a control signal that is coupled to the differential circuit, wherein the control signal controls the differential circuit to reduce the even-order distortion and the DC offset.

Claims (20)

1. A feedback circuit for use with a differential circuit, the feedback circuit comprising:

a comparator configured to receive differential output signals produced by the differential circuit and produce a comparator output signal; and

a controller that receives the comparator output signal and produces differential current signals that are coupled to the differential output signals, so as to control the differential circuit to reduce even-order distortion.

2. The feedback circuit of claim 1 , wherein the controller is configured to produce second differential current signals that are coupled to differential input signals that are input to the differential circuit.

3. The feedback circuit of claim 1 , further comprising a replica amplifier that is coupled between the controller and the differential circuit.

4. The feedback circuit of claim 3 , wherein the controller is configured to produce second differential current signals that are coupled to the replica amplifier.

5. The feedback circuit of claim 3 , further comprising a switch for selectively coupling the replica amplifier to the comparator output signal.

6. A method for operating a feedback circuit that is coupled to a differential circuit to reduce even-order distortion associated with a differential circuit, and the method comprises:

adjusting the feedback circuit to compensate for output mismatch effects of the differential circuit;

adjusting the feedback circuit to reduce input offset effects of the differential circuit; and

adjusting the feedback circuit to set a gain factor of the differential circuit.

7. The method of claim 6 , wherein said adjusting the feedback circuit to compensate for output mismatch effects of the differential circuit, comprises:

setting an input to the differential circuit to zero; and

adjusting bias currents coupled to a differential output of the differential circuit.

8. The method of claim 6 , wherein said adjusting the feedback circuit to reduce input offset effects of the differential circuit, comprises:

setting an input to the differential circuit to a selected level; and

adjusting bias currents coupled to the input of the differential circuit.

9. The method of claim 6 , wherein said adjusting the feedback circuit to set a gain factor of the differential circuit, comprises:

setting an input to a replica amplifier to a selected level, wherein the replica amplifier is coupled to the differential circuit; and

adjusting bias currents coupled to the replica amplifier.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 29, 2015
From: QUINTIC MICROELECTRONICS (WUXI) CO., LTD.
To: NXP B.V.
Reel/Frame 034854/0262 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 12, 2015
From: NXP B.V.
To: QUINTIC MICROELECTRONICS (WUXI) CO., LTD.
Reel/Frame 034752/0761 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 9, 2015
From: NXP B.V.
To: QUINTIC MICROELECTRONICS (WUXI) CO., LTD.
Reel/Frame 034747/0893 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 26, 2014
From: GROE, JOHN
To: SEQUOIA COMMUNICATIONS CORP.
Reel/Frame 034273/0559 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 23, 2014
From: QUINTIC HOLDINGS
To: QUINTIC MICROELECTRONICS (WUXI) CO., LTD.
Reel/Frame 034037/0541 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 11, 2009
From: SEQUOIA COMMUNICATIONS CORPORATION
To: QUINTIC HOLDINGS
Reel/Frame 023639/0014 →