IP Library Granted Patent US 7,300,827
Granted Patent B2
US 7,300,827 · App. 11/215,140 · Granted Nov 27, 2007

Method of manufacturing a thin film transistor substrate and stripping composition

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,300,827
App. No.
11/215,140
Granted
Nov 27, 2007
Kind
B2
Abstract

A method of manufacturing a thin film transistor substrate includes forming a transistor thin layer pattern, forming a protecting layer, forming a photoresist film, forming a pixel electrode and a conductive layer that are separated from each other, stripping a photoresist pattern to remove the conductive layer using a stripping composition and dissolving the conductive layer. The method of manufacturing a thin film transistor substrate is capable of improving an efficiency of manufacturing process of the thin film transistor substrate. In addition, the stripping composition is recycled.

Claims (38)

1. A method of manufacturing a thin film transistor substrate comprising:

forming a transistor thin layer pattern on a substrate;

forming a protecting layer on the transistor thin layer pattern;

disposing a photoresist film on the protecting layer;

forming a photoresist pattern and a pixel area on the substrate by a photolithography process to generate an undercut at a lower portion of the photoresist pattern;

depositing a conductive material on the photoresist pattern and the pixel area to form a conductive layer and a pixel electrode on the substrate, the conductive layer being separated from the pixel electrode;

applying a stripping composition onto the substrate to strip the photoresist pattern and/or remove the conductive layer formed on the photoresist pattern from the substrate; and

collecting used stripping composition, the used stripping composition including the conductive layer removed from the substrate and completely dissolved in the used stripping composition.

2. The method of claim 1 , further comprising cleaning the stripping composition remaining on the substrate.

3. The method of claim 1 , wherein the used stripping composition is stored in a storage tank.

4. The method of claim 1 , wherein the stripping composition comprises a stripping agent for a photoresist layer and a stripping additive for a conductive layer,

the stripping agent for the photoresist layer comprising:

about 20 percent by weight to about 40 percent by weight of an amine-based compound;

about 20 percents by weight to about 50 percent by weight of a protonated glycol-based compound; and

about 20 percent by weight to about 40 percent by weight of a deprotonated multipolar compound, and

the stripping additive for the conductive layer comprising about 0.5 percent by weight to about 3 percent by weight of a thiol-based compound.

5. The method of claim 4 , wherein the amine-based compound is about 25 percent to about 35 percent by weight.

6. The method of claim 4 , wherein the deprotonated multipolar compound is about 25 percent to about 35 percent by weight.

7. The method of claim 4 , wherein the thiol-based compound is about 1.5 percent to about 2 percent by weight.

8. The method of claim 4 , wherein the amine-based compound comprises monoethanol amine, monoisopropanol amine, methylmethanol amine, ethylethanol amine, dimethanol amine, aminoethoxyethanol amine or any combination including at least one of the foregoing.

9. The method of claim 4 , wherein the protonated glycol-based compound comprises diethyleneglycol methylether, diethyleneglycol ethylether, diethyleneglycol propylether, diethyleneglycol butylether, ethyleneglycol or any combination including at least one of the foregoing.

10. The method of claim 4 , wherein the deprotonated multipolar compound comprises N-methyl-2-pyrrolidone, N,N-dimethyl acetamide, N,N-dimethyl formamide, N,N-dimethyl imidazole or any combination including at least one of the foregoing.

11. The method of claim 4 , wherein the thiol-based compound comprises thio benzoic acid, thiol acid or any combination including at least one of the foregoing.

12. The method of claim 4 , wherein the photoresist pattern and/or the conductive layer are stripped at a temperature of about 60° C. to about 80° C.

13. The method of claim 4 , wherein the photoresist pattern is stripped for about 2 minutes to about 4 minutes.

14. The method of claim 4 , wherein the photoresist pattern is stripped for about 2.5 minutes to about 3 minutes.

15. The method of claim 4 , wherein the conductive layer is dissolved for about 10 minutes to about 30 minutes.

16. The method of claim 1 , wherein the stripping composition is sprayed onto the substrate.

17. The method of claim 1 , wherein the pixel electrode and the conductive layer comprise indium zinc oxide (IZO), indium tin oxide (ITO), amorphous indium tin oxide (a-ITO) or any combination including at least one of the foregoing.

18. The method of claim 1 , wherein the used stripping composition is recycled and continuously used for the manufacturing of subsequent thin film transistor substrate.

19. The method of claim 1 , wherein the transistor thin layer pattern formed by:

forming a gate line and a gate electrode on the substrate, the gate line and the gate electrode being substantially perpendicular to each other;

forming a gate insulating layer on the substrate, the gate insulating layer covering the gate line and the gate electrode;

forming an amorphous silicon pattern and an n + amorphous silicon pattern on the gate insulating layer; and

forming a data line, a source electrode and a drain electrode on the substrate, the source electrode and the drain electrode being electrically connected to the n + amorphous silicon pattern;

wherein the forming of the gate line, the gate electrode, the amorphous silicon pattern, the n + amorphous silicon pattern, the date line, the source electrode and the drain electrode uses multiple masks.

20. The method of claim 19 , wherein the forming of the gate line and gate electrode uses one mask.

21. The method of claim 19 , wherein the forming of the n + amorphous silicon pattern, the date line, the source electrode and the drain electrode uses one mask.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 21, 2022
From: SAMSUNG DISPLAY CO., LTD.
To: TCL CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD.
Reel/Frame 060778/0487 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 21, 2012
From: SAMSUNG ELECTRONICS CO., LTD.
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 029019/0139 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 30, 2005
From: PARK, HONG-SICK; KIM, SHI-YUL; CHOUNG, JONG-HYUN; SHIN, WON-SUK
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 016944/0685 →