IP Library Granted Patent US 7,727,897
Granted Patent B2
US 7,727,897 · App. 11/215,519 · Granted Jun 1, 2010

Method of etching a TE/PCMO stack using an etch stop layer

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,727,897
App. No.
11/215,519
Granted
Jun 1, 2010
Kind
B2
Abstract

A method of etching a top electrode/ferroelectric stack using an etch stop layer includes forming a first layer of a first dielectric material on a substrate; forming a bottom electrode in the first layer of a first dielectric material; depositing an etch stop layer on the first layer of the first dielectric material and the bottom electrode, including forming a hole therein; depositing a layer of ferroelectric material and depositing top electrode material on the ferroelectric material to form a top electrode/ferroelectric stack; stack etching the top electrode and ferroelectric material; depositing a layer of a second dielectric material encapsulating the top electrode and ferroelectric material; etching the layer of the second dielectric material to form a sidewall about the top electrode and ferroelectric material; and depositing a second and third layers of the first dielectric material.

Claims (18)

1. A method of etching a top electrode/ferroelectric stack using an etch stop layer, comprising:

preparing a substrate;

forming a first layer of a first dielectric material on the substrate;

forming a bottom electrode in the first layer of the first dielectric material;

depositing an etch stop layer on the first layer of the first dielectric material and the bottom electrode, including forming a hole in the first layer of the etch stop layer exposing a portion of the bottom electrode;

depositing a layer of PCMO material on the etch stop layer and extending through the hole to the bottom electrode;

depositing top electrode material on the PCMO material to form a top electrode/PCMO stack;

stack etching the top electrode and PCMO material, stopping at the level of the etch stop layer;

depositing a layer of a second dielectric material on the etch stop layer and encapsulating the top electrode and PCMO material;

etching the layer of the second dielectric material to form a sidewall about the top electrode and PCMO material;

depositing a second layer of the first dielectric material;

smoothing the a second layer of the first dielectric material by CMP;

depositing a third layer of the first dielectric material;

etching contact holes through the layers of the first and second dielectric material to the bottom and top electrodes; and

metallizing the ferroelectric stack.

2. The method of claim 1 wherein the first dielectric material is taken from the group of dielectric materials consisting of SiO 2 , Si 3 N 4 , SiO X , TiO, ZrO 2 and TaO 2 .

3. The method of claim 1 wherein the second dielectric material is taken from the group of dielectric materials consisting of SiO 2 , TiO 2 , HfO 2 , ZrO 2 and TaO 2 .

4. The method of claim 1 wherein the etch stop layer is formed of a material taken from the group of materials consisting of SiO 2 , TiO 2 , HfO 2 , ZrO 2 , TaO 2 , titanium and TiN.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 11, 2013
From: INTELLECTUAL PROPERTIES I KFT.
To: XENOGENIC DEVELOPMENT LIMITED LIABILITY COMPANY
Reel/Frame 029614/0607 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 4, 2013
From: SHARP KABUSHIKI KAISHA
To: INTELLECTUAL PROPERTIES I KFT.
Reel/Frame 029567/0218 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 19, 2010
From: SHARP LABORATORIES OF AMERICA INC.
To: SHARP KABUSHIKI KAISHA
Reel/Frame 024697/0797 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 30, 2005
From: ULRICH, BRUCE DALE; STECKER, LISA; ZHANG, FENGYAN; HSU, SHENG TENG
To: SHARP LABORATORIES OF AMERICA, INC.
Reel/Frame 016946/0955 →