IP Library Granted Patent US 7,653,371
Granted Patent B2
US 7,653,371 · App. 11/216,955 · Granted Jan 26, 2010

Selectable capacitance circuit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,653,371
App. No.
11/216,955
Granted
Jan 26, 2010
Kind
B2
Abstract

A voltage-controlled capacitor and methods for forming the same are described. A mechanical conductor membrane of the voltage-controlled capacitor is movable to and from a first position and a second position. An amount of capacitance can vary with the movement of the mechanical conductor membrane. A microelectromechanical systems (MEMS) voltage-controlled capacitor can be used in a variety of applications, such as, but not limited to, RF switches and RF attenuators.

Claims (38)

1. An apparatus having a selectable amount of capacitance, the apparatus comprising:

at least two electrodes at least one of which is controllably movable with respect to the other to provide adjustability of a gap defined between the at least two electrodes, wherein at least one of the electrodes carries an RF signal, wherein the at least two electrodes comprise a first portion and a second portion;

wherein the first portion of at least one of the electrodes is configured to be tensioned by a first plurality of posts with a first post spacing, wherein the first plurality of posts are located between a substrate and at least one of the electrodes; and

wherein the second portion of at least one of the electrodes is configured to be tensioned by a second plurality of posts with a second post spacing, wherein the second plurality of posts are located between the substrate and at least one of the electrodes.

2. The apparatus as defined in claim 1 , further comprising a circuit configured to selectively apply a DC bias between two electrodes, at least one of which is the movable electrode, such that the circuit adjusts a size of the gap between the two electrodes.

3. The apparatus as defined in claim 1 , further comprising:

a display;

a processor that is in electrical communication with said display, said processor being configured to process image data; and

a memory device in electrical communication with said processor.

4. The apparatus of claim 3 , further comprising a driver circuit configured to send at least one signal to said display.

5. The apparatus of claim 4 , further comprising a controller configured to send at least a portion of said image data to said driver circuit.

6. The apparatus of claim 3 , further comprising an image source module configured to send said image data to said processor.

7. The apparatus of claim 6 , wherein said image source module comprises at least one of a receiver, transceiver, and transmitter.

8. The apparatus of claim 3 , further comprising an input device configured to receive input data and to communicate said input data to said processor.

9. A capacitor having a selectable amount of capacitance, the capacitor comprising:

means for carrying an RF signal, the carrying means having a controllably adjustable gap; and

means for tensioning at least part of the carrying means, wherein the carrying means comprises a first portion and a second portion, wherein the first portion is configured to be tensioned by a first plurality of posts with a first post spacing, and wherein the second portion is configured to be tensioned by a second plurality of posts with a second post spacing wherein the carrying means comprises at least two electrodes, at least one of which is movable with respect to the other.

10. The capacitor as defined in claim 9 , wherein the tensioning means comprises one or more posts disposed adjacent to a movable portion of the carrying means.

11. The capacitor as defined in claim 9 , wherein the carrying means comprises a deformable membrane.

12. The capacitor as defined in claim 11 , wherein the carrying means additionally comprises a circuit configured to selectively apply a DC bias.

13. The capacitor as defined in claim 12 , wherein the carrying means comprises a plurality of gaps between a conductive line configured to carry an RF signal and a conductive membrane.

14. The capacitor as defined in claim 12 , wherein the carrying means further comprises:

means for selecting a DC bias; and

means for applying the DC bias to the at least two electrodes.

15. The capacitor as defined in claim 14 , wherein the selecting means comprises a processor or a logic circuit.

16. The capacitor as defined in claim 15 , wherein the applying means comprises a switch.

17. A method of selecting capacitance, the method comprising:

adjusting a gap between at least two electrodes, wherein at least one of the electrodes carries an RF signal, wherein the at least two electrodes comprise a first portion and a second portion; and

wherein the first portion is configured to be tensioned by a first plurality of posts with a first post spacing, and wherein the second portion is configured to be tensioned by a second plurality of posts with a second post spacing wherein adjusting the gap comprises adjusting a plurality of gaps between a conductive line configured to carry the RF signal and a plurality of electrodes.

18. The method as defined in claim 17 , wherein adjusting the gap further comprises:

selecting a DC bias; and

applying the DC bias to the at least two electrodes.

19. A method of manufacturing a capacitor having a selectable capacitance, the method comprising:

forming a first electrode;

forming a second electrode such that it is movable with respect to the first electrode to provide adjustability of a gap defined between the first electrode and the second electrode, wherein the first and second electrodes comprise a first portion and a second portion; and

wherein the first portion is configured to be tensioned by a first plurality of posts with a first post spacing, and wherein the second portion is configured to be tensioned by a second plurality of posts with a second post spacing.

20. The method as defined in claim 19 , further comprising forming the first electrode from a non-transparent material.

21. A capacitor produced in accordance with the method defined in claim 19 .