IP Library Granted Patent US 7,390,707
Granted Patent B2
US 7,390,707 · App. 11/220,865 · Granted Jun 24, 2008

Semiconductor device fabrication method

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,390,707
App. No.
11/220,865
Granted
Jun 24, 2008
Kind
B2
Abstract

The semiconductor device fabrication method comprising the step of forming a gate electrode on a semiconductor substrate; the step of forming a source/drain diffused layer in the semiconductor substrate on both sides of the gate electrode; the step of burying a silicon germanium layer in the source/drain diffused layer; the step of forming an amorphous layer at an upper part of the silicon germanium layer; the step of forming a nickel film on the amorphous layer; and the step of making thermal processing to react the nickel film and the amorphous layer with each other to form a silicide film on the silicon germanium layer.

Claims (35)

1. A semiconductor device fabrication method comprising the steps of:

forming a gate electrode over a semiconductor substrate;

forming a source/drain diffused layer in the semiconductor substrate on both sides of the gate electrode;

forming a recess in the source/drain diffused layer on both sides of the gate electrode,

burying a silicon germanium layer in the recess;

forming an amorphous layer at an upper part of the silicon germanium layer;

forming a nickel film on the amorphous layer; and

making thermal processing to react the nickel film and the amorphous layer with each other to form a silicide film on the silicon germanium layer.

2. A semiconductor device fabrication method according to claim 1 , wherein

in the step of forming an amorphous layer, the amorphous layer is formed in a thickness of 20 nm or below.

3. A semiconductor device fabrication method according to claim 1 , wherein

in the step of forming a silicide film, the thermal processing is set on until the silicide film arrives at the crystallized silicon germanium layer.

4. A semiconductor device fabrication method according to claim 1 , wherein

in the step of forming an amorphous layer, the amorphous layer is formed by making the upper part of the silicon germanium layer amorphous by ion implantation.

5. A semiconductor device fabrication method according to claim 4 , wherein

in the step of forming an amorphous layer, Ar ions, Ge ions, Si ions, As ions, Sb ions, N ions, Xe ions or Kr ions are implanted into the upper part of the silicon germanium layer.

6. A semiconductor device fabrication method according to claim 1 , wherein

in the step of forming an amorphous layer, the amorphous layer is formed selectively on the silicon germanium layer.

7. A semiconductor device fabrication method according to claims 1 , wherein

in the step of forming an amorphous layer, the amorphous layer is formed on the semiconductor substrate and the silicon germanium layer and is patterned to thereby form the amorphous layer on the silicon germanium layer.

8. A semiconductor device fabrication method according to claim 6 , wherein

the amorphous layer is an amorphous silicon layer or an amorphous silicon germanium layer.

9. A semiconductor device fabrication method according to claim 7 , wherein

the amorphous layer is an amorphous silicon layer or an amorphous silicon germanium layer.

10. A semiconductor device fabrication method according to claim 1 , wherein

in the step of burying the silicon germanium layer, another silicon germanium layer is formed on the gate electrode,

in the step of forming an amorphous layer, another amorphous layer is formed on said another silicon germanium layer,

in the step of forming a nickel film, the nickel film is formed also on said another amorphous layer, and

in the step of making thermal processing, the nickel film and said another amorphous layer are further reacted with each other to thereby form another nickel silicide film on said another silicon germanium layer.

11. A semiconductor device fabrication method according to claim 1 , further comprising, after the step of forming a nickel silicide film,

the step of etching off an unreacted part of the nickel film selectively with a chemical liquid of a mixture of sulfuric acid and hydrogen peroxide.

12. A semiconductor device fabrication method according to claim 1 , further comprising, after the step of forming a nickel silicide film,

the step of etching off an unreacted part of the nickel film selectively with a chemical liquid of a mixture of hydrochloric acid, hydrogen peroxide and water.

13. A semiconductor device fabrication method according to claim 1 , wherein

in the step of forming a nickel film, the nickel film is formed by sputtering.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 17, 2025
From: FUJITSU LIMITED
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 073964/0516 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 27, 2024
From: FUJITSU LIMITED
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 069454/0333 →
MERGER Recorded May 24, 2023
From: FUJITSU SEMICONDUCTOR LIMITED
To: FUJITSU LIMITED
Reel/Frame 064221/0545 →
CHANGE OF NAME AND CHANGE OF ADDRESS Recorded Jul 16, 2020
From: AIZU FUJITSU SEMICONDUCTOR LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 053481/0962 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2020
From: FUJITSU SEMICONDUCTOR LIMITED
To: AIZU FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 053209/0468 →
CHANGE OF ADDRESS Recorded Dec 23, 2016
From: FUJITSU SEMICONDUCTOR LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 041188/0401 →