IP Library Granted Patent US 7,242,606
Granted Patent B2
US 7,242,606 · App. 11/225,593 · Granted Jul 10, 2007

Storage apparatus and semiconductor apparatus

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,242,606
App. No.
11/225,593
Granted
Jul 10, 2007
Kind
B2
Abstract

A storage apparatus includes memory devices each having a storage element with a characteristic that the application of an electric signal not lower than a first threshold signal allows the storage element to shift from a high resistance value state to a low resistance value state, and that the application of an electric signal not lower than a second threshold signal, which has a polarity different from that of the first threshold signal, allows the storage element to shift form a low resistance value state to a high resistance value state, and a circuit element connected to the storage element in series to be a load; wherein the memory devices are arranged in a matrix and one terminal of each of the memory devices is connected to a common line; and wherein an intermediate potential between a power supply potential and a ground potential is applied to the common line.

Claims (22)

1. A storage apparatus comprising:

memory devices, each having (1) a storage element configured such that the application of an electric signal not lower than a first threshold signal allows the storage element to shift from a high resistance value state to a low resistance value state, and such that the application of an electric signal not lower than a second threshold signal, which has a polarity different from that of the first threshold signal, allows the storage element to shift form a low resistance value state to a high resistance value state, and (2) a circuit element connected in series to the storage element to be a load; and

a common line,

wherein,

the memory devices are arranged in a matrix and one terminal of each of the memory devices is connected to the common line, and

an intermediate potential between a power supply potential and a ground potential is applied to the common line, the power supply potential and the ground potential being different from one another.

2. The storage apparatus according to claim 1 , wherein said intermediate potential is set within a range in which the application of the electric signal not lower than the first threshold signal to the storage element allows a resistance value of the storage element to change from a high state to a low state, and also, within a range in which the storage element which has come into the low resistance value state by applying the electric signal not lower than the first threshold signal can shift from the low resistance value state to the high resistance value state.

3. The storage apparatus according to claim 2 , wherein said intermediate potential preferably falls in a range from 0.9 V to 1.4 V.

4. The storage apparatus according to claims 2 or 3 , wherein said intermediate potential is selected as the lowest potential in the range.

5. The storage apparatus according to claim 1 , wherein said storage element comprises a storage layer sandwiched by a first electrode and a second electrode, and the application of the electric signal not lower than the first threshold signal between the first electrode and the second electrode allows the storage element to shift from the high resistance value state to the low resistance value state, and the application of the electric signal not lower than the second threshold signal between the first electrode and the second electrode allows the store element to shift from the lower resistance value state to the high resistance value state.

6. The storage apparatus according to claim 1 , wherein said electric signal is a voltage signal.

7. A semiconductor apparatus having a storage apparatus, said storage apparatus comprising:

memory devices, each having (1) a storage element configured such that the application of an electric signal not lower than a first threshold signal allows the storage element to shift from a high resistance value state to a low resistance value state, and such that the application of an electric signal not lower than a second threshold signal, which has a polarity different from that of the first threshold signal, allows the storage element to shift form a low resistance value state to a high resistance value state, and (2) a circuit element connected in series to the storage element to be a load; and

a common line,

wherein,

the memory devices are arranged in a matrix and one terminal of each of the memory devices is connected to the common line, and

an intermediate potential between a power supply potential and a ground potential is applied to the common line, the power supply potential and the ground potential being different from one another.

8. The semiconductor apparatus according to claim 7 , wherein said intermediate potential is set within a range in which the application of the electric signal not lower than the first threshold signal to the storage element allows a resistance value of the storage element to change from a high state to a low state, and also, within a range in which the storage element which has come into the low resistance value state by applying the electric signal not lower than the first threshold signal can shift from the low resistance value state to the high resistance value state.

9. The semiconductor apparatus according to claim 8 , wherein said intermediate potential preferably falls in a range from 0.9 V to 1.4 V.

10. The semiconductor apparatus according to claims 8 or 9 , wherein said intermediate potential is selected as the lowest potential in the range.

11. The semiconductor apparatus according to claim 7 , wherein said storage element comprises a storage layer sandwiched by a first electrode and a second electrode, and the application of the electric signal not lower than the first threshold signal between the first electrode and the second electrode allows the storage element to shift from the high resistance value state to the low resistance value state, and the application of the electric signal not lower than the second threshold signal between the first electrode and the second electrode allows the store element to shift from the lower resistance value state to the high resistance value state.

12. The semiconductor apparatus according to claim 7 , wherein said electric signal is a voltage signal.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 19, 2016
From: SONY CORPORATION
To: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
Reel/Frame 040419/0001 →