IP Library Granted Patent US 7,523,375
Granted Patent B2
US 7,523,375 · App. 11/232,072 · Granted Apr 21, 2009

Set of irregular LDPC codes with random structure and low encoding complexity

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,523,375
App. No.
11/232,072
Granted
Apr 21, 2009
Kind
B2
Abstract

A set of irregular LDPC (Low Density Parity Check) codes having a pseudo-random structure and low encoding complexity. A block-cyclic LDPC code has an irregular row or an irregular column weight and includes a parity check matrix and an encoding matrix each of which has a pseudo-random structure. This allows the code to have the irregular row weight or irregular column weight together with an overall randomness to the code structure. Blocks within the code can be shortened, adjacent blocks of code can be overlapped, and adjacent columns within a block can be arbitrarily permuted so to change the weighting of rows and columns. The LDPC codes are particularly useful in two-way communications system for an electrical distribution system ( 1 ) to restore data lost or corrupted during its transmission.

Claims (29)

1. A method of generating an irregular LDPC (Low Density Parity check) code having a pseudo-random structure and low encoding complexity comprising:

generating a set of sparse circulant matrices each of which is comprised of rows and columns containing ones and zeroes and with the sum of any column in a matrix being greater than one;

permuting the order of the columns of any of the circulant matrices;

concatenating the circulant matrices to create a single parity-check matrix; and,

overlapping the columns of some of the circulant matrices so as to produce columns having a different column weight and structure than any component thereof as when considered individually, the resultant code being employed in a communications system to encode messages used to transmit and receive information.

2. The method of claim 1 in which the column order of any of the blocks is arbitrarily permuted.

3. The method of claim 2 in which component blocks have unequal column weight so as to allow the resulting LDPC code to have irregular column weight together with an overall randomness in the code structure.

4. The method of claim 3 in which the parity check matrix is formed by the concatenation of at least one additional cyclic block.

5. The method of claim 1 in which the columns of at least one component matrix are rearranged in a non-sequential order.

6. The method of claim 5 in which at least one component matrix has at least one column which coincides with at least one column of a second component matrix thereby to create a column of the LDPC parity-check matrix having a different column weight from either of the two component matrices.

7. The method of claim 6 in which the overlapping between blocks of code is irregular.

8. The method of claim 7 in which at least one component matrix is shortened in width so that it has fewer columns than rows.

9. The method of claim 8 further including increasing the number of component matrices.

10. The method of claim 1 in which each component matrix is a circulant matrix.

11. The method of claim 10 in which at least one component matrix is an invertible circulant matrix.

12. The LDPC code of claim 10 in which at least one of the circulant matrices is invertible.

13. An irregular low density parity check (LDPC) code employed in a communications system to encode messages used to transmit and receive information, the code having a pseudo-random structure and low encoding complexity, and the code comprising:

data bits arranged in a sequence thereof and forming a plurality of blocks of the code, the data blocks overlapping so that any data bit can be part of more than one data block, and the data bits being permuted within each block so as to reorder their sequence during encoding; and,

parity-check bits created by encoding each block of data bits using a cyclic block code having a weight greater than one and then summing the outputs of each of the resulting component blocks of code, so as to produce a new code whose structure is defined in part by the interactions between the component codes.

14. The LDPC code of claim 13 in which the code has a parity check matrix and an encoding matrix each of which has a pseudo-random structure so as to allow the LDPC code to have the performance capabilities of randomly generated codes.

15. The LDPC code of claim 14 in which the parity check matrix is formed by adding at least one additional cyclic block to the code.

16. The LDPC code of claim 13 in which the order of the data bits within each block is arbitrarily permuted.

17. The LDPC code of claim 13 in which each component block code is described by a matrix, the columns of at least one matrix are arranged in a non-sequential order, and the column weights of the different matrices differ from each other.

18. The LDPC code of claim 17 in which one of the matrices has at least one non-zero column which coincides with at least one non-zero column of a second matrix thereby to create a column having a different column weight.

19. The LDPC code of claim 18 in which the overlapping between blocks of code is irregular.

20. The LDPC code of claim 19 in which at least one component block code is also shortened, such that the number of input bits is fewer than the number of output bits.

21. The LDPC code of claim 20 further including increasing the number of component block codes.

22. The LDPC code of claim 13 in which each component block code can be described by a circulant matrix.

23. The LDPC code of claim 13 used in generating messages sent and received over electrical power lines in a power distribution system to acquire information about operations of the power distribution system.

Assignments (11)
TERMINATION AND RELEASE OF PATENT SECURITY AGREEMENT Recorded Mar 6, 2018
From: PNC BANK, NATIONAL ASSOCIATION
To: ACLARA TECHNOLOGIES LLC
Reel/Frame 045502/0776 →
RELEASE OF SECURITY INTEREST Recorded Feb 5, 2018
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: ACLARA TECHNOLOGIES LLC; ACLARA METERS LLC
Reel/Frame 045245/0231 →
SECURITY AGREEMENT Recorded Aug 30, 2016
From: ACLARA TECHNOLOGIES LLC; ACLARA METERS LLC
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 039872/0227 →
RELEASE OF SECURITY INTEREST IN PATENTS Recorded Aug 30, 2016
From: CERBERUS BUSINESS FINANCE, LLC
To: ACLARA TECHNOLOGIES LLC; ACLARA METERS LLC F/K/A MRH METERS LLC
Reel/Frame 039880/0908 →
RELEASE OF SECURITY INTEREST Recorded Apr 21, 2014
From: BMO HARRIS BANK, N.A.
To: ACLARA TECHNOLOGIES, LLC
Reel/Frame 032715/0461 →
SECURITY INTEREST Recorded Apr 18, 2014
From: METER READINGS HOLDING, LLC; ACLARA TECHNOLOGIES LLC; ACLARA INTERNATIONAL LLC
To: PNC BANK, NATIONAL ASSOCIATION
Reel/Frame 032712/0931 →
SECURITY INTEREST Recorded Apr 4, 2014
From: ACLARA TECHNOLOGIES LLC
To: BMO HARRIS BANK N.A.
Reel/Frame 032608/0055 →
PATENT SECURITY AGREEMENT Recorded Mar 28, 2014
From: ACLARA TECHNOLOGIES LLC
To: CERBERUS BUSINESS FINANCE, LLC, AS AGENT
Reel/Frame 032554/0912 →
MERGER Recorded Jan 24, 2014
From: ACLARA POWER-LINE SYSTEMS INC.
To: ACLARA TECHNOLOGIES LLC
Reel/Frame 032037/0590 →
CHANGE OF NAME Recorded Jan 23, 2014
From: DISTRIBUTION CONTROL SYSTEMS
To: ACLARA POWER-LINE SYSTEMS INC.
Reel/Frame 032118/0103 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 21, 2005
From: SPENCER, QUENTIN
To: DISTRIBUTION CONTROL SYSTEMS
Reel/Frame 017014/0703 →