IP Library Granted Patent US 7,336,311
Granted Patent B2
US 7,336,311 · App. 11/240,685 · Granted Feb 26, 2008

Row decoding scheme for double sampling in 3T pixel arrays

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,336,311
App. No.
11/240,685
Granted
Feb 26, 2008
Kind
B2
Abstract

The invention disclosed is directed to a method and apparatus which allows a “rolling shutter” type of read out sequence in a pixel array that is read using a double sampling technique by having the rows of pixels reset a second time in each of their cycles for a second sampling while the rows are being accessed for reading. In this way, each pixel is sampled to compare its voltage level after integration to its voltage level as it is reset. In accordance with the present invention, the row access signal or a signal that is used to generate the row access signal, is used to generate a second reset signal at the correct time while the row is being accessed. The invention is particularly applicable to image sensors having light sensitive elements that are CMOS pixels, and in particular three transistor pixels.

Claims (21)

1. An apparatus for controlling light sensitive elements arranged in rows and columns in an image sensor for a roller shutter sensing sequence wherein the elements are double sampled, comprising:

a reset circuit for producing element reset signals for elements in a row;

an initial circuit for controlling the reset circuit to produce an initial reset signal for the elements in the row;

an access signal producing circuit for reading the elements in the row; and

a double sample control circuit responsive to the access signal producing circuit for controlling the reset circuit to produce a second reset signal for the elements in the row during the read of the elements in the row,

wherein the initial reset signal for the elements in the row is produced between an initial reset signal for a previous row and a second reset signal for the previous row.

2. Apparatus as claimed in claim 1 wherein the light sensitive elements are CMOS Pixels.

3. Apparatus as claimed in claim 1 wherein the light sensitive elements are three transistor CMOS Pixels.

4. An apparatus for controlling light sensitive elements arranged in rows and columns in an image sensor for a roller shutter sensing sequence wherein the elements are double sampled, comprising:

a reset control circuit for providing reset signals to at least one light sensitive element in a row;

a reset decode circuit for activating the reset control circuit to provide an initial reset signal to the at least one light sensitive element in the row;

a row access decode circuit for providing a row access signal to the at least one light sensitive element in the row for reading the at least one light sensitive element in the row; and

a double sample control circuit having an input coupled to the row access decode circuit and an output coupled to the reset control circuit for activating the reset control circuit to provide a second reset signal to the at least one light sensitive element in the row during the read of the at least one light sensitive element in the row,

wherein the initial reset signal for the at least one light sensitive element in the row is produced between an initial reset signal for a previous row and a second reset signal for the previous row.

5. An apparatus as claimed in claim 4 wherein the light sensitive elements are CMOS pixels.

6. An apparatus as claimed in claim 5 wherein the light sensitive elements are three transistor CMOS pixels.

7. An apparatus as claimed in claim 5 wherein the reset control circuit, the reset decode circuit and the double sample control circuit are NAND gates and the row access decode circuit is en AND gate.

8. An apparatus as claimed in claim 5 which further comprises:

a reset driver coupled to the reset control circuit for generating the reset signals; and

a row access driver coupled to the row access decode circuit for generating the row access signal.

9. An apparatus as claimed in claim 8 wherein the reset driver and the row access drivers are non-inverting amplifiers.

Assignments (4)
CORRECTIVE ASSIGNMENT TO CORRECT THE NAME OF THE ASSIGNOR PREVIOUSLY RECORDED ON REEL 020243 FRAME 0226. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF THE NAME OF THE ASSIGNOR FROM TEKLOGIX SYSTEMS INC. TO PSION TEKLOGIX SYSTEMS INC.. Recorded Dec 17, 2007
From: PSION TEKLOGIX SYSTEMS INC.
To: HARUSAKI TECHNOLOGIES, LLC
Reel/Frame 020254/0927 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 13, 2007
From: TEKLOGIX SYSTEMS INC.
To: HARUSAKI TECHNOLOGIES, LLC
Reel/Frame 020243/0226 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 21, 2007
From: PEARSON, MICHAEL
To: SYMAGERY MICROSYSTEMS INC.
Reel/Frame 019861/0549 →
CHANGE OF NAME Recorded Sep 21, 2007
From: SYMAGERY MICROSYSTEMS INC.
To: PSION TEKLOGIX SYSTEMS INC.
Reel/Frame 019863/0198 →