IP Library Granted Patent US 7,465,934
Granted Patent B2
US 7,465,934 · App. 11/240,746 · Granted Dec 16, 2008

Pixel array output routing structure for multi-channel CMOS imager sensors

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,465,934
App. No.
11/240,746
Granted
Dec 16, 2008
Kind
B2
Abstract

A CMOS image sensor includes a plurality of pixels arranged in an array; a plurality of sample and hold arrays; and a routing matrix which routes a signal from each pixel to one of the sample and hold arrays in a predetermined order.

Claims (15)

1. A CMOS image sensor comprising:

(a) a plurality of pixels arranged in an array;

(b) a plurality of sample and hold arrays; and

(c) a routing matrix which receives signals from the array and routes the signals to the plurality of sample and hold arrays, wherein the routing matrix electronically divides the plurality of pixels in the array into groups and routes a signal from one or more pixels in each group to respective sample and hold arrays sequentially in time in a predetermined order, and wherein each signal in a group is routed to a different sample and hold array such that the signals received by each sample and hold circuit contain the same color.

2. The CMOS sensor as in claim 1 , wherein the pixels are electronically connected into groups by the routing matrix and the routing matrix sends signals to the plurality of sample and hold circuits in a repeating pattern or substantially repeating pattern.

3. The CMOS sensor as in claim 2 , wherein the repeating pattern is synchronized in time so that the particular signals are sent out from the routing matrix at substantially the same time.

4. The CMOS sensor as in claim 1 , wherein the signals in each group are routed respectively through a set of switches in the routing matrix which are substantially synchronized in time.

5. An digital camera comprising:

a CMOS image sensor comprising:

(a) a plurality of pixels arranged in an array;

(b) a plurality of sample and hold arrays; and

(c) a routing matrix which receives signals from the array and routes the signals to the plurality of sample and hold arrays, wherein the routing matrix electronically divides the plurality of pixels in the array into groups and routes a signal from one or more pixels in each group to respective sample and hold arrays sequentially in time in a predetermined order, and wherein each signal in a group is routed to a different sample and hold array such that the signals received by each sample and hold circuit contain the same color.

6. The digital camera as in claim 5 , wherein the pixels are electronically connected into groups by the routing matrix and the routing matrix sends signals to the plurality of sample and hold circuits in a repeating pattern or substantially repeating pattern.

7. The digital camera as in claim 6 , wherein the repeating pattern is synchronized in time so that the particular signals are sent out from the routing matrix at substantially the same time.

8. The digital camera as in claim 5 , wherein the signals in each group are routed respectively through a set of switches in the routing matrix which are substantially synchronized in time.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 5, 2011
From: EASTMAN KODAK COMPANY
To: OMNIVISION TECHNOLOGIES, INC.
Reel/Frame 026227/0213 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 30, 2005
From: XU, WEIZE
To: EASTMAN KODAK COMPANY
Reel/Frame 017062/0983 →