IP Library Granted Patent US 7,116,090
Granted Patent B1
US 7,116,090 · App. 11/255,709 · Granted Oct 3, 2006

Switching control circuit for discontinuous mode PFC converters

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,116,090
App. No.
11/255,709
Granted
Oct 3, 2006
Kind
B1
Abstract

A switching control circuit having detection terminal, input terminal, ramp generator, program terminal, error amplifier, mix circuit, and delay circuit for power factor control is provided. The detection terminal generates a detection signal in response to the inductor discharge. An input terminal is connected for detecting a switching current signal. The program terminal determines the slew rate of the ramp signal and the maximum on-time of the switching signal. An error amplifier generates an error signal for regulating the output. A mix circuit generates a mixing signal proportional to ramp signal and the switching current signal. The switching signal is turned on in response to the detection signal, and is turned off based on the error signal. The slew rate of the mixing signal is increased in response to the increase of the input voltage. The on-time of the switching signal is increased inversely proportional to the input voltage.

Claims (30)

1. A switching control circuit for a PFC converter wherein generating a switching signal coupled for switching an inductor for power factor control, comprising:

a detection terminal, coupled to the inductor for generating a detection signal in response to the discharge of the inductor;

an input terminal, coupled for detecting a switching current signal in accordance with the switching current of the inductor;

a ramp generator, producing a ramp signal in response to the switching signal;

a program terminal, coupled to the ramp generator for determining the slew rate of the ramp signal and determining the maximum on-time of the switching signal;

an error amplifier, coupled to the output of the PFC converter for generating an error signal for regulating the output of the PFC converter;

a mix circuit, generating a mixing signal proportional to the ramp signal and the switching current signal;

wherein the switching signal is turned on in response to the detection signal; and the switching signal is turned off once the mixing signal is found to be higher than the error signal.

2. The switching control circuit as claimed in claim 1 further comprising a delay circuit generating an inhibit signal in response to the turning off of the switching signal, wherein the inhibit signal includes a delay time for postponing the turning on of the switching signal and for limiting the maximum switching frequency of the switching signal.

3. The switching control circuit as claimed in claim 2 , wherein the delay time is increased in response to the decrease of the error signal, and the error signal is decreased proportionally to the decrease of the load.

4. The switching control circuit as claimed in claim 1 , wherein the slew rate of the switching current signal is increased in response to the increase of the input voltage of the PFC converter.

5. A PFC converter having a switching control circuit for generating a switching signal coupled to switch an inductor for power factor control, in which the switching control circuit comprising:

a detection terminal coupled to the inductor to generate a detection signal in response to the discharge of the inductor;

a ramp generator producing a ramp signal in response to the switching signal;

a program terminal coupled to the ramp generator to determine the slew rate of the ramp signal and determine the maximum on-time of the switching signal;

an error amplifier coupled to the output of the PFC converter to generate an error signal for regulating the output of the PFC converter;

wherein the switching signal is switched on in response to the detection signal; and the switching signal is switched off in response to comparison of the ramp signal and the error signal.

6. The switching control circuit as claimed in claim 5 further comprising a delay circuit generating a inhibit signal in response to the off of the switching signal; in which the inhibit signal includes a delay time to postpone the turn-on of the switching signal and limit the maximum switching frequency of the switching signal.

7. The switching control circuit as claimed in claim 6 , in which the delay time is increase in response to the decrease of the load.

8. The switching control circuit as claimed in claim 5 , wherein the slew rate of the switching current signal is increased in response to the increase of the input voltage of the PFC converter.

9. A switching control circuit for a PFC converter wherein generating a switching signal coupled for switching an inductor for power factor control, comprising:

a detection terminal, coupled to the inductor for generating a detection signal in response to the discharge of the inductor;

an input terminal, coupled for detecting a switching current signal in accordance with the switching current of the inductor;

a ramp generator, producing a ramp signal in response to the switching signal;

an error amplifier, coupled to the output of the PFC converter for generating an error signal for regulating the output of the PFC converter;

a mix circuit, generating a mixing signal proportional to the ramp signal and the switching current signal;

wherein the switching signal is turned on in response to the detection signal; and the switching signal is turned off in response to the comparison of the mixing signal and the error signal.

10. The switching control circuit as claimed in claim 9 further comprising a delay circuit generating an inhibit signal in response to the turning off of the switching signal, wherein the inhibit signal includes a delay time for postponing the turning on of the switching signal and limiting the maximum switching frequency of the switching signal.

11. The switching control circuit as claimed in claim 10 , wherein the delay time is increased in response to the decrease of the load.

12. The switching control circuit as claimed in claim 9 , wherein the slew rate of the switching current signal is increased in response to the increase of the input voltage of the PFC converter.

Assignments (4)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT RECORDED AT REEL 046410, FRAME 0933 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064072/0001 →
PATENT SECURITY AGREEMENT Recorded Jun 22, 2018
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 046410/0933 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 25, 2017
From: FAIRCHILD (TAIWAN) CORPORATION (FORMERLY SYSTEM GENERAL CORPORATION)
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 042328/0318 →
CHANGE OF NAME Recorded Jun 8, 2016
From: SYSTEM GENERAL CORP.
To: FAIRCHILD (TAIWAN) CORPORATION
Reel/Frame 038906/0030 →